2021 IEEE
INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE
FEBRUARY
13, 14, 15, 16, 17, 18, 19, 20, 21, 22

CONFERENCE THEME:
INTEGRATED INTELLIGENCE IS THE FUTURE OF SYSTEMS

NEW THIS YEAR!
Going Virtual

DRAFT 1 - 8 - 2021

12 TUTORIALS:
RF & mm-Wave PAs; Memory Subsystem for HPC/AI; Silicon Photonics; Measuring/Evaluating Security Level Circuits; Calibration Technologies in ADCs; DAC-Based WLn Transmitters; Design Accelerating DNNs; On-Chip Interconnects; Design Amplifier Stability; Fully Integrated Voltage Regulators; Ultra-Low-Power Receiver; Brain Computer Interfaces

SHORT COURSE:
Circuit Design in Advanced CMOS

6 FORUMS:
Energy Efficiency & Flexibility of ML Processors; Accuracy for DC & Analog Circuits; Silicon in the Fight Against Pandemics; Electronics for a Quantum World; System Architectures for 2.5D/3D/Chiplets; Optical/Electrical Transceivers
**ISSCC VISION STATEMENT**

The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.

**CONFERENCE TECHNICAL HIGHLIGHTS**

This year, ISSCC 2021 will be available only virtually.

See below for Conference schedule details:

**ISSCC 2021 CONFERENCE SCHEDULE**

<table>
<thead>
<tr>
<th>Day</th>
<th>Date</th>
<th>Time</th>
<th>Tutorials 1 to 6: 6 x (5min summary + 10min Q&amp;A + 5min break)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sat</td>
<td>Feb. 13</td>
<td>7:00am</td>
<td>Tutorials 7 to 12: 6 x (5min summary + 10min Q&amp;A + 5min break)</td>
</tr>
<tr>
<td>Sun</td>
<td>Feb. 14</td>
<td>7:00am</td>
<td>Short Course: 4 x (10min summary + 15min Q&amp;A + 5 min break)</td>
</tr>
<tr>
<td>Mon</td>
<td>Feb. 15</td>
<td>6:30am</td>
<td>6:30am ISSCC 2021 Welcome Remarks</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7:00am Plenary Sessions 1A (2 Talks) + 15min break</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:30am Industry Session S2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:30am Industry Session S3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>9:30am Mentoring Session</td>
</tr>
<tr>
<td>Tue</td>
<td>Feb. 16</td>
<td>7:00am</td>
<td>7:00am Plenary Sessions 1B + 15min break</td>
</tr>
<tr>
<td>Wed</td>
<td>Feb. 17</td>
<td>7:00am</td>
<td>S4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S8</td>
</tr>
<tr>
<td>Thu</td>
<td>Feb. 18</td>
<td>7:00am</td>
<td>S9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S12 &amp; S13</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S14</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S15 &amp; S16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S17</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S18 &amp; S19</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S20 &amp; S21</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S22 &amp; S23</td>
</tr>
<tr>
<td>Fri</td>
<td>Feb. 19</td>
<td>7:00am</td>
<td>S24 &amp; S25</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S26</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S27</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S28</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S29</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S30 &amp; S31</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S32</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S33</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S34</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S35 &amp; S36</td>
</tr>
<tr>
<td>Sat</td>
<td>Feb. 20</td>
<td>7:00am</td>
<td>7:00am Special Event</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7:00am Special Event</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>7:00am Demo 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:15am Special Event</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:15am Special Event</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:15am Demo 2</td>
</tr>
<tr>
<td>Sun</td>
<td>Feb. 21</td>
<td>7:00am</td>
<td>7:00am Career Choice + 15min break</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8:15am Student Research Preview</td>
</tr>
<tr>
<td>Mon</td>
<td>Feb. 22</td>
<td>7:00am</td>
<td>Three Parallel Forums: 2 hours</td>
</tr>
</tbody>
</table>

**ISSCC 2021 ON-DEMAND CONTENT / RELEASE**

<table>
<thead>
<tr>
<th>ISSCC On-Demand Content</th>
<th>Release Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tutorials &amp; Short Course</td>
<td>Friday, February 5, 5:00pm PST</td>
</tr>
<tr>
<td>Technical Papers</td>
<td>Friday, February 5, 5:00pm PST</td>
</tr>
<tr>
<td>Plenary Talks</td>
<td>Monday, February 15, 7:00am PST</td>
</tr>
<tr>
<td>Forums</td>
<td>Friday, February 12, 5:00pm PST</td>
</tr>
</tbody>
</table>

Recorded content available until March 31, 2021
TABLE OF CONTENTS

TUTORIALS
TUTORIALS 1-12 ................................................................. 4-9

SHORT COURSE
SC PLLs, Clocking, and Clock Distribution ....................... 10-12

PAPER SESSIONS
1 Plenary Session 1 .......................................................... 13
2 Highlighted Chip Releases: 5G and Radar Systems ............. 14
3 Highlighted Chip Releases: Modern Digital SoCs ............... 15

MENTORING SESSION
SSCS Women in Circuits & Young Professionals .................. 15

PAPER SESSIONS
1 Plenary Session 2 .......................................................... 16
4 Processors ................................................................. 17
5 Analog Interfaces ......................................................... 18
6 High-Performance Receivers and Transmitters for Sub-6GHz Radios .................................................. 19
7 Image sensors .............................................................. 20
8 High-Performance Receivers and Transmitters for Sub-6GHz Radios .................................................. 19
7 Image sensors .............................................................. 20
8 Ultra-High-Speed Wireline .............................................. 21
9 ML Processors From Cloud to Edge ................................. 22
10 Continuous-Time ADCs and DACs ................................. 23
11 Advanced Wireline Links and Techniques ....................... 24
12 Innovations in Low-Power and Secure IoT ..................... 25
13 Cyro-CMOS for Quantum Computing ........................... 26
14 mm-Wave Transceivers for Communication and Radar ....... 27
15 Compute-in-Memory Processors ...................................... 28
for Deep Neural Networks ................................................ 29
16 Computation in Memory .............................................. 29
17 DC-DC Converters ....................................................... 30
18 Biomedical Devices, Circuits, and Systems ...................... 31
19 Optical Systems for Emerging Applications .................... 32
20 High-Performance VCOs ............................................. 33
21 UWB Systems and Wake-Up Receivers ......................... 34
22 Terahertz for Communication and Sensing ..................... 35
23 THz Circuits and Front-Ends ........................................ 36
24 Advanced Embedded Memories ................................. 37
25 DRAM ................................................................. 38
26 RF Power-Amplifier and Front-End Techniques ................ 39
27 Discrete-Time ADCs ............................................... 40
28 Biomedical Systems ............................................... 41
29 Digital Circuits for Computing .................................... 42
Clocking and Power Management .................................. 42
30 Non-Volatile Memory ................................................ 43
31 Analog Techniques .................................................. 44
32 Frequency Synthesizers ............................................. 45
33 High-Voltage, GaN and Wireless Power ......................... 46
34 Emerging Imaging Solutions ....................................... 47
35 Adaptive Digital Techniques for ................................... 48
Variation Tolerant Systems ........................................... 48
36 Hardware Security ................................................... 49

SPECIAL EVENTS
SE1 What Technologies Will Shape the Future of Computing? .... 50
SE2 Going Remote: Challenges and Opportunities to Remote Learning, Work, and Collaboration ................. 50

DEMO SESSIONS
DS1 DEMO Session 1 ..................................................... 51
DS2 DEMO Session 2 ..................................................... 52

SPECIAL EVENTS
SE3 Favorite Circuit Design and Testing............................. 53
Mistakes of Starting Engineers ........................................ 53
SE4 ICs in PandemiCs ..................................................... 54
SE5 Making a Career Choice ........................................... 55
SE6 Student Research Preview (SRP) ................................. 56

FORUMS
F1 Striking the Balance Between Energy Efficiency & Flexibility: General-Purpose vs Special-Purpose ML Processors .................................................. 57
F2 Pushing the Frontiers in Accuracy for Data Converters and Analog Circuits .................................................. 58
F3 Silicon Technologies in the Fight Against Pandemics – from Point of Care to Computational Epidemiology ............... 59
F4 Electronics for a Quantum World ................................ 60
F5 Enabling New System Architectures with 2.5D, 3D, and Chiplets .................................................. 61
F6 Optical and Electrical Transceivers for 400GbE and Beyond .................................................. 62

EXECUTIVE COMMITTEE .................................................. 63
INTERNATIONAL TECHNICAL PROGRAM COMMITTEE 64-70
ITPC EUROPEAN SUBCOMMITTEE .................................. 71
ITPC FAR EAST SUBCOMMITTEE .................................. 72-73
CONFERENCE INFORMATION ....................................... 74
Tutorials

There are a total of 12 tutorials this year on 12 different topics. Each tutorial, selected through a competitive process within each subcommittee of the ISSCC, presents the basic concepts and working principles of a single topic. These tutorials are intended for non-experts, graduate students and practicing engineers who wish to explore and understand a new topic.

Ali Sheikholeslami
ISSCC Education Chair

The presentations and the videos of all 12 tutorials (90 minutes each) will be available online, on-demand, as of:

Friday, Feb. 5, 2021, 5:00pm, PST
until March 31, 2021.

Live Q&A sessions for the tutorials will be available on:
Feb. 13, 2021, 7:00am - 9:00am PST

20 minute live session = 5 minute summary + 10 minute Q&A + 5 minute break

The Q&A sessions will be recorded and made available after their live sessions.

Live Q&A - February 13, 7:00am PST
T1: Fundamentals of RF and mm-Wave Power-Amplifier Designs
Hua Wang, Georgia Institute of Technology, Atlanta, GA

This tutorial presents an overview of RF and mm-wave power-amplifier (PA) designs in silicon, focusing on the design fundamentals. First, the tutorial introduces PA performance metrics and their impact on wireless systems. Next, it presents the design basics of both PA active circuits and passive networks. The tutorial discusses popular PA classes, such as Class A, AB, B/C, E, F/F-1, and J. Finally, the tutorial concludes with several RF and mm-wave PA design examples.

Hua Wang is an associate professor at the School of Electrical and Computer Engineering at the Georgia Institute of Technology and the director of the Georgia Tech Electronics and Micro-System (GEMS) lab. Prior to that, he worked at Intel Corporation and Skyworks Solutions. He received his M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology, Pasadena, in 2007 and 2009, respectively.

Dr. Wang is interested in innovative analog, mixed-signal, RF, and mm-wave integrated circuits and hybrid systems for wireless communication, sensing, and bioelectronics applications. He has authored or co-authored over 170 peer-reviewed journal and conference papers.

Dr. Wang received the DARPA Director’s Fellowship Award in 2020, the DARPA Young Faculty Award in 2018, the NSF CAREER Award in 2015, the Qualcomm Faculty Award 2020, and the IEEE MTT-S Outstanding Young Engineer Award in 2017. His GEMS research group has won multiple academic awards and best paper awards, including the 2019 Marconi Society Paul Baran Young Scholar, the IEEE RFIC Best Student Paper Awards (2014, 2016, and 2018), the IEEE CICC Outstanding Student Paper Awards (2015, 2018, and 2019), the IEEE CICC Best Conference Paper Award (2017).
Live Q&A - February 13, 7:20am PST

T2: Fundamentals of Memory Subsystem Design for HPC and AI
Kyu-Hyoun (KH) Kim, IBM T. J. Watson, Yorktown Heights, NY

This tutorial will help the audience understand memory subsystem design choices for various applications and systems: including technology, hierarchy, architecture, interface and packaging. The talk will begin with an overview of basics of memory subsystems including memory interfaces (device and module interfaces), controllers, subsystem architectures and RAS & ECC. The tutorial will then move on to explore memory subsystem design optimizations for HPC and AI applications.

Kyu-Hyoun (KH) Kim received his Ph.D. degree in EE from KAIST in 1997. In 1998, he joined Samsung Electronics and led the I/O circuit design team for DDR1/DDR2/DDR3 SDRAM and graphic memories.

He joined IBM T. J. Watson in 2006, and led memory subsystem development for IBM’s HPC systems: including BlueGene and Exascale systems. He is now in charge of exploratory AI hardware.

He represents IBM in JEDEC for memory standardization. He received the JEDEC Technical Recognition Award in 2011 and an Award of Excellence in 2019.

Dr. Kim has presented eight papers at the International Solid-State Circuits Conference (ISSCC) as a first author between 1996 and 2009. He received the ISSCC Takuo Sugano Outstanding Paper Award in 2007. He holds 168 U.S. patents.

Live Q&A - February 13, 7:40am PST

T3: Silicon Photonics – from Basics to ASICs
Sudip Shekhar, University of British Columbia, Vancouver, Canada

The impact of silicon photonics is expected to grow exponentially in the next decade, driven by the demand for routing, switching, sensing, and computing massive amounts of data.

In this tutorial, the basics of silicon photonic devices will be first presented briefly. Then state-of-the-art examples of silicon photonics and CMOS circuits will be described for high-speed intensity-modulation and coherent links, router-switches, biomedical sensing, and compute accelerators.

Sudip Shekhar received his B.Tech. degree from the Indian Institute of Technology, Kharagpur, and the Ph.D. degree from the University of Washington, Seattle, in 2003 and 2008, respectively.

From 2008 to 2013, he was with the Circuits Research Laboratory, Intel Corporation, Hillsboro, OR, USA, where he worked on high-speed I/O architectures. He is currently an Associate Professor of Electrical and Computer Engineering with the University of British Columbia. His research interests include circuits for high-speed electrical and optical I/O interfaces, frequency synthesizers, and wireless transceivers.

Dr. Shekhar was a recipient of the IEEE Transactions on Circuit and Systems Darlington Best Paper Award in 2010 and a co-recipient of the IEEE Radio-Frequency IC Symposium Best Student Paper Award in 2015.
Live Q&A - February 13, 8:00am PST  
**T4: Measuring and Evaluating the Security Level of Circuits**  
**Ingrid Verbauwhede, KU Leuven, Leuven, Belgium**

When we design for low power, we estimate the power consumption at design time and measure it after fabrication and before we submit it to ISSCC. The same must be done with the security evaluation of a circuit: it should be estimated at design time, and measured after fabrication. It is however difficult to measure security. Therefore, in this tutorial, we plan to show how to perform the security evaluation for different classes of circuits: true random number generators, physically unclonable functions and side-channel evaluation of cryptographic implementations.

When designing a true random number generator, statistical tests on the output data are not sufficient: important in this context are the NIST standards SP800-90B and the German BSI AIS20/31 standards to evaluate true randomness. In the context of physically unclonable functions, established standards do not exist yet: here it is important to evaluate how much is the total cost to generate a full-entropy key. When evaluating the resistance to side-channel and fault attacks, it is important to describe the set-up of the experiments. If not, the only conclusion one can make is that the circuit resists an evaluation with the given set-up.

Dr. Ir. Ingrid Verbauwhede is a Professor in the COSIC research group of the Electrical Engineering Department of the KU Leuven. She is also adjunct professor at the University of California, Los Angeles. She received her PhD degree from the KU Leuven and was a post-doctoral researcher at UC Berkeley. At COSIC, she leads the secure embedded systems and hardware group. She is a Member of IACR and a Fellow of the IEEE. She was elected as member of the Royal Flemish Academy of Belgium for Science and the Arts in 2011. She is a recipient of an ERC Advanced Grant in 2016 and received the IEEE 2017 Computer Society Technical Achievement Award.

She is a pioneer in the field of efficient and secure implementations of cryptographic algorithms on many different platforms: ASIC, FPGA, embedded, cloud. With her research she bridges the gaps between electronics, the mathematics of cryptography and the security of trusted computing, including physically unclonable functions and true random number generators. Her group owns and operates an advanced electronic security evaluation lab. She is the author and co-author of more than 300 publications in conferences, journals, book chapters and books.

Live Q&A - February 13, 8:20am PST  
**T5: Calibration Techniques in ADCs**  
**Ahmed Ali, Analog Devices, Greensboro, NC**

Digitally assisted ADCs have become mainstream. Fine geometry processes and the insatiable need for higher resolution ADCs at higher sample rates have made sophisticated digital assistance a necessity. In this tutorial, we cover some of the advanced calibration techniques for high-speed and high-resolution ADCs. These include techniques to correct for inter-stage gain and settling errors, amplifier non-linearity, memory, DAC and reference errors. The tutorial will discuss the advantages and limitations of the different approaches, some of the practical considerations, and some state-of-the-art examples.

Ahmed M. A. Ali received the Ph.D. degree in electrical engineering from the University of Pennsylvania. He is a Fellow at Analog Devices, where he has led the design and development of several industry and world firsts in the high-speed data converter field. Before Analog Devices, he was with Texas Instruments and an Adjunct Assistant Professor at the University of Pennsylvania. He is an Associate Editor of the IEEE Transactions on Circuits and Systems I and was an SSCS Distinguished Lecturer. He is the author of the book: “High Speed Data Converters”, by the Institution of Engineering & Technology (IET).
Live Q&A - February 13, 8:40am PST

T6: Basics of DAC-Based Wireline Transmitters
Friedel Gerfers, Technische Universität Berlin, Berlin, Germany

This tutorial presents a practical overview of current-mode and voltage-mode DAC drivers, focusing on the fundamentals, accuracy challenges and design solutions.

First, the tutorial explains transmitter specifications for swing, jitter, equalization and linearity, while also introducing DAC performance metrics and discussing their overall impact on wireline systems.

Next, the current-mode and voltage-mode DAC architectures are introduced while highlighting the pros and cons of each. High-speed design challenges, bandwidth and non-linearity trade-offs are reviewed. PVT and mismatch effects, swing enhancements and calibration techniques are introduced.

The tutorial concludes with several DAC design examples utilizing deep submicron CMOS technologies reaching up to 56Gbaud/s.

Friedel Gerfers is a full professor in the Computer Engineering and Microelectronics Department at the Technische Universität Berlin, Germany and holds the Einstein-Professorship for Mixed-Signal Circuit Design.
He received the Dr.-Ing. degree from the Albert-Ludwigs-University Freiburg, Germany, in 2005.
Thanks to his entrepreneurial spirit, he co-founded two the technology start-ups in 2009 and 2018: NiederRhein Technologies, in Mountain View, USA and IC4X GmbH, in Berlin, Germany, which specialize in the development of high-performance analog and mixed-signal circuits and systems.
Prof. Gerfers is an author of the book “Continuous-Time Sigma-Delta A/D conversion, Fundamentals, Error Correction and Robust Implementations”.

Live Q&A - February 13, 7:00am PST

T7: Basic Design Approaches to Accelerating Deep Neural Networks
Rangharajan Venkatesan, NVIDIA, Sunnyvale, CA

Deep neural networks are used across a wide range of applications. Custom hardware optimizations for this field offer significant performance and power advantages compared to general-purpose processors. However, achieving high TOPS/W and/or TOPS/mm² along with the requirements for scalability and programmability is a challenging task.

This tutorial presents various design approaches to strike the right balance between efficiency, scalability, and flexibility across different neural networks and towards new models. It presents a survey of (i) different circuits and architecture techniques to design efficient compute units, memory hierarchies, and interconnect topologies, (ii) compiler approaches to effectively tile computations, and (iii) neural network optimizations for efficient execution on the target hardware.

Rangharajan Venkatesan is a Senior Research Scientist at NVIDIA. He received his B.Tech. degree in Electronics and Communication Engineering from the Indian Institute of Technology, Roorkee in 2009 and his Ph.D. degree in Electrical and Computer Engineering from Purdue University in 2014. His research interests include machine learning accelerators, high-level synthesis, spintronic memories, and SoC design methodologies. Dr. Venkatesan’s paper on scalable deep-learning accelerator design received the Best Paper Award at the International Symposium on Microarchitecture (MICRO), 2019. His work on spintronic memory design was recognized with the Best Paper Award at the International Symposium on Low Power Electronics and Design (ISLPED), 2012 and a Best Paper nomination at the Design, Automation and Test Conference and Exhibition (DATE) in Europe, 2017. Dr. Venkatesan’s work on FinFET-based SRAM also received a Best paper nomination at the Design, Automation and Test Conference and Exhibition (DATE) in Europe, 2015. Dr. Venkatesan has been a member of the technical program committees of several leading IEEE conferences including the International Solid-State Circuits Conference (ISSCC), the International Symposium on Microarchitecture (MICRO), the Design Automation Conference (DAC), and the International Symposium on Low Power Electronics and Design (ISLPED).
On-chip communication impacts the performance, energy efficiency, and area of systems-on-chip, multi-processors and highly parallel accelerators. This tutorial introduces a range of design options for on-chip interconnects. It presents routing schemes and mapping of different protocol families, flow-control and arbitration, synchronization strategies across clock domains, and fully asynchronous circuits. Finally, it introduces the potential of 3D-chip integration for on-chip communication.

Yvain Thonnart graduated from the Ecole Polytechnique and received the MS degree in 2005 from Telecom ParisTech, France. In 2005, he joined the Technological Research Division of CEA, the French Alternative Energies and Atomic Energy Commission, within CEA-Leti until 2019, then within CEA-List. He is now senior expert on communication & synchronization in systems-on-chip, and scientific advisor for the mixed-signal lab. His main research interests include asynchronous logic, networks-on-chip, physical implementation, emerging technologies integration, and interposers. He has contributed to and led several digital circuits projects, and co-authored more than 60 technical papers and 10 patents.

Most amplifier designers spend at least as much or more effort assuring stability under all operating conditions with proper frequency compensation than on other amplifier features. This tutorial will revisit the basics of frequency compensation such as Miller, parallel, nested-Miller and feed-forward compensation and compare them in terms of power efficiency and load-drive capabilities. We will look into the loading effects of subsequent stages, common design traps and round up with a case study of recently published amplifiers.

Viola Schäffer was born in Szeged, Hungary in 1974. She received the M.S. degree in electrical engineering from the University of Arizona, Tucson in 1999. She joined Texas Instruments Incorporated (formerly Burr-Brown Corporation) in 1998 and has been working as an analog IC design engineer/manager at various locations including Tucson, Arizona, as well as Erlangen and Freising in Germany. She was elected Distinguished Member Technical Staff in 2018. Her work focuses on precision signal conditioning including instrumentation and programmable-gain amplifiers, power amplifiers, industrial drivers as well as magnetic-based current sensors. She holds 17 patents related to this work with several applications pending.

Fully integrated voltage regulators (FIVRs) enable fast dynamic voltage and frequency scaling for energy-efficient high-performance digital systems. This tutorial will cover the fundamentals of low-dropout regulators (LDOs), as well as switched-capacitor (SC) and inductor-based DC-DC converters. Emphasis will be put on design considerations of analog/digital/mixed control, PID control for FIVR, resonant SC, and hybrid DC-DC converters. Last but not least, we will have a brief review of distributed FIVR designs.

Yan Lu received his B.E. and M.Sc. degrees in Microelectronics from South China University of Technology, and his Ph.D. degree in Electronic and Computer Engineering from the Hong Kong University of Science and Technology (HKUST). Since 2014, he has been with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, where he is now an Associate Professor. His research interests include fully integrated voltage regulators, DC-DC converters, and wireless power transfer. He is a recipient/co-recipient of the IEEE SSCS Pre-Doctoral Achievement Award, the IEEE CAS Society Outstanding Young Author Award, and the ISSCC 2017 Takuo Sugano Award for Outstanding Far-East Paper. He is currently a member of the Technical Program Committee of ISSCC and CICC.
Pervasive-computing and new wireless-sensing applications have re-energized the need for ultra-low-power (ULP) radios and wakeup receivers (WuR). These are used to improve the efficiency of wireless networks in multiple ways. This talk covers recent trends in ULP wireless receiver design, ULP receiver implementations, and design tradeoffs with examples of common ULP receiver architectures as well as examples of how industry wireless standards are adopting signaling to support ULP receivers.

David Wentzloff received a BS in Electrical Engineering from the University of Michigan, and a Ph.D. in Electrical Engineering from MIT. Since 2007, he has been with the University of Michigan, where he is currently an Associate Professor of Electrical Engineering and Computer Science. His research focuses on RF integrated circuits, with an emphasis on ultra-low-power design. In 2012, he co-founded Everactive; a fabless semiconductor company developing ultra-low-power wireless SoCs, where he is currently a co-CTO.

Fueled by recent major investments, brain computer interfaces (BCIs) stand to revolutionize the treatment of neurological conditions, and in the future, the human experience. This tutorial will highlight key challenges in the realization of implantable BCIs such as closed-loop operation, miniaturization, and scale. We will start by covering fundamental circuit building blocks and their interactions with electrodes, signals, and tissues. We will then go through an example of how to minimize the volume of a wireless implant.

Rikky Muller is an Assistant Professor of Electrical Engineering and Computer Sciences at UC Berkeley where she holds the S. Shankar Sastry Professorship in Emerging Technologies. She is a Co-director of the Berkeley Wireless Research Center (BWRC), a Core Member of the Center for Neural Engineering and Prostheses and an Investigator at the Chan-Zuckerberg Biohub. Her research group focuses on emerging implantable and wearable medical devices and in developing low-power, wireless microelectronic and integrated systems for neurological applications. Prof. Muller was also the Co-founder of Cortera Neurotechnologies, a medical device company focused on closed-loop deep brain stimulation technology that was founded in 2013 and acquired in 2019.
### Introduction

High performance phase-locked loops are critical enabling elements for an extraordinary range of applications. Wireless applications demand low noise, frequency agility, and support for advanced power management. Wireline applications demand exceptional noise performance at very high operating frequencies. Data converters also demand very high performance clocks to achieve performance targets. Processors and SoCs demand flexible, highly responsive clock subsystems. And once the clock is generated, the challenge of distributing it to target sub-blocks without losing the performance the PLL designer worked so hard to achieve remains. This short course will therefore cover topics in frequency synthesis as well as clock distribution and management. The first presentation will describe the fundamentals of PLL architecture and modeling and key design considerations for wireless applications. The second presentation will present a range of architectural choices, including digital and hybrid PLL fundamentals, along with design examples focused on key application considerations. The third presentation will describe approaches for implementing clock subsystems in wired and wireless communication examples. Finally, the fourth presentation will explore clock distribution and management techniques for large-scale processor or ASIC designs.
Live Q&A - February 14, 7:05am PST  
**SC1: Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations**  
Behzad Razavi, *University of California, Los Angeles, CA*

This presentation deals with PLL fundamentals and their role in wireless systems. Following a brief overview of basic PLL operation, we study its imperfections and their impact on the performance. This culminates in the study of phase noise and its formulation in PLLs. We then introduce modeling methods for fast and relatively accurate PLL simulation. Finally, we study specific issues related to RF synthesis and look at the new trends in synthesis design.

Behzad Razavi is professor of Electrical and Computer Engineering at UCLA. He has published eight books and 200 papers. He has received eight IEEE Best Paper awards and five teaching and education awards.

Live Q&A - February 14, 7:35am PST  
**SC2: PLL Architectures, Tradeoffs, and Key Application Considerations**  
Woogeun Rhee, *Tsinghua University, Beijing, China*

A phase-locked loop (PLL) is a key building block in both wireless and wireline communications. For wireless systems, the ΔΣ PLL-based synthesizer plays a critical role in modern transceivers not only as a local oscillator but also as a phase modulator with direct digital modulation. As to wireline systems, low-jitter clock generation and versatile clock-and-data recovery circuits are critical in high data-rate I/O links. However, diversified PLL architectures with different tradeoffs make it difficult for circuit designers to choose the right design solution for various applications. This presentation discusses PLL architectures and application aspects with key design tradeoffs.

Woogeun Rhee received the B.S. degree from Seoul National University, Seoul, Korea, the M.S. degree from the University of California, Los Angeles, and the Ph.D. degree from the University of Illinois, Urbana-Champaign. From 1997 to 2001, he was with Conexant Systems, Newport Beach, CA, where he developed low-power low-cost fractional-N synthesizer products. From 2001 to 2006, he was with IBM Thomas J. Watson Research Center, Yorktown Heights, NY and worked on clocking area for high-speed I/O serial links, including low-jitter phase-locked-loops, clock-and-data recovery circuits, and on-chip testability circuits. In 2006, he joined the faculty at the Institute of Microelectronics, Tsinghua University, Beijing, China and is currently a Professor. He has published 150 IEEE papers and holds 24 U.S. patents. He was the recipient of the IBM Faculty Award.
Live Q&A - February 14, 8:05am PST

SC3: Clocking, Clock Distribution, and Clock Management in Wireline/Wireless Subsystems

Mozhgan Mansuri, Intel, Hillsboro, OR

The performance of high-speed wireline and wireless subsystems highly depends on their clock quality. As data rates continue to scale aggressively, practical understanding of clocking design tradeoffs to optimize system power and area while achieving target bandwidth is crucial. In this short course, different aspects of clocking from circuit implementation to system architecture are discussed to provide insight into challenges and design choices for an optimum clocking solution. Clock generation techniques such as phase-locked loops (PLLs), delay-locked loops (DLLs) and injection-locked oscillators (ILOs) are also discussed. The design tradeoffs among various clock distribution techniques are presented. Clock recovery architectures and their impact on overall system performance are explained. To mitigate process variation, variation-tolerant circuits and clock calibration techniques are required. Energy-efficient clocking solutions can be achieved by active power minimization, amortization and aggressive power management methods. Examples of state-of-the-art clocking circuit and architecture solutions are presented.

Mozhgan Mansuri received the B.S. and M.S. degrees in electronics engineering from Sharif University of Technology, Tehran, Iran, in 1995 and 1997, respectively, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2003.

She joined Intel in 2003, where she is a Principal Engineer and leads the Discrete Photonics Signaling Research team in the PHY Research Lab, Intel Labs, in Hillsboro, Oregon. Her research interests include low-power, low-jitter clock synthesis/recovery circuits (PLLs and DLLs), variation-tolerant circuits and high-speed, low-power optical/electrical and memory I/O links.

Dr. Mansuri is the recipient of the 2015 Journal of Solid-State Circuits Best Paper Award and 2010 Transactions on Circuits and Systems Darlington Best Paper Award.

Live Q&A - February 14, 8:35am PST

SC4: Processor Clock Generation, Distribution, and Clock Sensor/Management Loops

Phillip Restle, IBM Thomas J. Watson Research Center, Yorktown Heights, NY

This discussion of processor global clocking starts with on-chip transmission-line effects, and the design and tuning of standard trees, including power, clock gating, and useful skew. Most high-performance processors use more specialized methods including clock spines and meshes, which require special timing methods, but can have significant advantages with respect to skew, robustness, and design closure. The design of resonant meshes with mode-changing capabilities are discussed. The final topic is clock sensors and control loops to improve power and performance including useful jitter.

Phillip J. Restle received a Ph.D. degree in Physics from the University of Illinois, Urbana, IL, in 1986. He is a Distinguished Research Staff Member with the IBM T. J. Watson Research Center, Yorktown Heights, NY. He has contributed to all recent zSeries and POWER processors. His interests include clock distribution networks, power-supply noise mitigation, and technical visualization. He has co-authored 75 papers and holds 45 patents. Dr. Restle was a recipient of three IBM Corporate Awards for clock distribution and resonant clocking and two best paper awards.
Plenary Session — Invited Papers

Session Chair:
Kevin Zhang, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan
ISSCC Conference Chair

Session Co-Chair:
Makoto Ikeda, University of Tokyo, Tokyo, Japan
ISSCC International Technical Program Chair

The plenary presentations will be played according to the following program, and will be available online, on-demand until March 31, 2021.

6:30 AM
FORMAL OPENING OF THE CONFERENCE

7:00 AM
1.1 Unleashing the Future of Innovation
Mark Liu, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan

The foundry business model, pioneered by TSMC more than three decades ago, brought a sea change to technology innovation and how integrated circuits (ICs) and systems are designed and manufactured. Access to semiconductor technology is no longer limited to large corporations that invest billions of dollars to build a fabrication plant. The foundry model has democratized IC innovation, making it available to all visionaries and innovators. Today, an open innovation platform that connects innovators with semiconductor-technology providers is a vital link in the global supply chain. Our industry has already begun to look beyond just engineering individual chips manufactured on wafers, and have moved to integrate individual chips into systems. System performance and energy efficiency will continue to advance at historical rates, driven by innovations from many aspects, including materials, device and integration technology, circuit design, architecture, and systems. User applications drives design choices, and design choices are enabled by technology advancements. Advances in an open innovation ecosystem will further lower the entry barriers and unleash the future of innovation!

7:45 AM
1.2 Adaptive Intelligence in the New Computing Era
Victor Peng, Xilinx, San Jose, CA

We are in a new computing era where hundreds of billions of intelligent devices are being connected and deployed in the cloud, at the edge, and endpoints, that generate, transport, process, and store Zettabytes of unstructured data. Developing products for this new era will require platforms that are not only intelligent with embedded AI, but also adaptive to enable rapid innovation and adaptation for optimizing changing workloads and market needs, both before and after deployment. Adaptive intelligence will be pervasive in all aspects of data generation, transport, storage, and processing. Infrastructure that is massively scaled out and connected is better optimized and more resilient to change when constructed with adaptive computing platforms. This paper will describe the trends driving this new computing paradigm, including the ability for technology scale-up, scale-out, and scale-down, and explain how adaptive platforms are enabling these trends. We will show real use-cases where adaptive intelligent platforms are helping usher in this new computing era!
Highlighted Chip Releases: 5G and Radar Systems

Session Chair: Theodoros Georgantas, Broadcom, Alimos, Greece
Session Co-Chair: Yves Baeyens, Nokia - Bell Labs, Murray Hill, NJ
Session Moderator: Alice Wang, Everactive, Plano, TX

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM

2.1 mm-Wave 5G Radios: Baseband to Waves
A. Khalil¹, I. Eshrah¹, A. Elsherief¹, A. Mehana¹, M. Abdalla¹, M. Mobarak¹, J. Kilpatrick², B. Hall², A. Ashry¹, H. Fahmy¹, S. Salim¹, R. Kernan², B. Herdeg², G. Sapia², M. El-Nozahi¹, M. Weheiba¹, M. D’Amato², C. Bautista², K. Chatzopoulos², A. Ghoniem¹, Y. Mosa¹, D. Rolf, K. Ok²
¹Analog Devices, Cairo, Egypt
²Analog Devices, Chelmsford

8:35 AM

2.2 High-Performance and Small Form-Factor mm-Wave CMOS Radars for Automotive and Industrial Sensing in 76-to-81GHz and 57-to-64GHz Bands
K. Dandu¹, S. Samala¹, K. Bhatia¹, M. Moallem¹, K. Subburaj², Z. Ahmad¹, D. Breen¹, S. Jang¹, T. Davis¹, M. Singh¹, S. Ram², V. Dudhia², M. DeWilde¹, D. Shetty², J. Samuel², Z. Parkar², C. Chi², P. Loya¹, Z. Crawford¹, J. Herrington¹, R. Kulak², A. Daga², R. Raavi², R. Teja², R. Veetti², D. Khemraj², I. Prathapan², P. Narayanan³, N. Narayanan³, S. Anandwade³, J. Singh³, V. Srinivasan¹, N. Nayak¹, K. Ramasubramanian³, B. Ginsburg¹, V. Rentala¹
¹Texas Instruments, Dallas, TX
²Texas Instruments, Bangalore, India

8:40 AM

2.3 SOLI: A Tiny Device for a New Human-Machine Interface
S. Trotta¹, D. Weber², R. W. Jungmaier¹, A. Baheti¹, J. Lien², D. Noppelney¹, M. Tabesh², C. Rumpler¹, M. Aichner³, S. Albel³, J. S. Bal³, I. Poupyrev²
¹Infineon Technologies, Neubiberg, Germany
²Google, Mountain View, CA
³Infineon Technologies, Villach, Austria
⁴Infineon Technologies, Milpitas, CA

8:45 AM

Session 2 Authors – 30 Minute Live Q&A
Highlighted Chip Releases: Modern Digital SoCs

Session Chair: Thomas Burd, Advanced Micro Devices, Santa Clara, CA
Session Co-Chair: Rangharajan Venkatesan, Nvidia, Sunnyvale, CA
Session Moderator: Dennis Sylvester, University of Michigan, Ann Arbor, MI

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
3.1 XBOX Series X: A Next-Generation Gaming Console SoC

P. Paternoster¹, A. Maki², A. Hernandez², M. Grossman¹, M. Lau¹, D. Sutherland², A. Mathad³

¹Microsoft, Sunnyvale, CA
²Microsoft, Redmond, WA
³AMD, Austin, TX

8:35 AM
3.2 The A100 Datacenter GPU and Ampere Architecture

J. Choquette, E. Lee, R. Krashinsky, V. Balan, B. Khailany
Nvidia, Santa Clara, CA

8:40 AM
3.3 Kunlun: A 14nm High-Performance AI Processor for Diversified Workloads

J. Ouyang, X. Du, Y. Ma, J. Liu
Baidu, Beijing, China

8:45 AM
Session 3 Authors – 30 Minute Live Q&A

MENTORING SESSION

Monday February 15th, 9:30 AM
Monday February 15th, 9:30 am -10:30am PST.

SSCS Women in Circuits & Young Professionals

SSCS Women in Circuits and Young Professionals are hosting virtual mentoring sessions. After a short kickoff from a renown engineer in our field, you will be able to choose to join a breakout room with mentors who will speak on a variety of topics. For more details, see http://isscc.org/program-2/evening-events/
Plenary Session — Invited Papers

Session Chair:
Kevin Zhang, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan
ISSCC Conference Chair

Session Co-Chair:
Makoto Ikeda, University of Tokyo, Tokyo, Japan
ISSCC International Technical Program Chair

The plenary presentations will be played according to the following program, and will be available online, on-demand until March 31, 2021.

7:00 AM
1.3 Working at the Intersection of Machine Learning, Signal Processing, Sensors, and Circuits
Dina Katabi, Massachusetts Institute of Technology, Cambridge, MA

The past few decades have witnessed major advances in wireless devices and sensors. We argue however that future innovations require novel designs that transcend the traditional boundaries between computer science and electrical engineering, and deliver software and hardware systems, where neural networks can directly interpret radio signals. We show that such a design delivers a form of x-ray vision, introducing a new class of sensors that can see through walls and occlusions. Unlike cameras which sense the visible light, the new sensors leverage that radio signals traverse walls and occlusions and reflect off objects and people. The sensing devices have embedded neural networks that interpret radio reflections to see people through walls and detect their actions. Our devices can also infer people’s emotions (for example, sad, happy, angry) even if the emotion does not show on one’s face! These sensors can also monitor breathing, heart rate, sleep, gait, and falls, without wearable devices or body contact, enabling a new generation of contactless health and wellness monitors.

7:45 AM
1.4 There’s More to the Picture Than Meets the Eye
(and in the future it will become only much more)
Albert J. P. Theuwissen, Delft University of Technology & Harvest Imaging

Over the last five decades, solid-state imaging has gone through a difficult “childhood”, changing technology during its “adolescence”, and finally growing up to become a mature, “adult” that can compete with the human visual system when it comes to image quality. State-of-the-art mobile devices enjoyed by consumers, rely on a multi-disciplinary mixture of analog electronics, digital circuits, mixed-signal design, optical know-how, device physics, semiconductor technology, and algorithm development. As a result, CMOS image sensors utilized in today’s mobile phones come close to perfection as far as imaging characteristics are concerned. However, this does not mean that further developments in the field are no longer necessary. On the contrary, new technologies and new materials are opening up new dimensions and new applications which complement the classical imaging functionality of sensors. This trend will ultimately convert the image sensor landscape from image capturing to smart vision. Consequently, the future of solid-state imaging will not only revolve around the shooting of beautiful images, as the market driver will no longer be limited only to mobile phones.
SESSION 4 LIVE Q&As

Tuesday February 16th, 8:30 AM

Processors
Session Chair: Sanu Mathew, Intel, Hillsboro, OR
Session Co-Chair: Shidhartha Das, Arm, Cambridge, United Kingdom
Session Moderator: Hugh Mair, MediaTek, Austin, TX

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
4.1 A 7nm 5G Mobile SoC Featuring a 3.0GHz Tri-Gear Application Processor Subsystem
H. Chen¹, R. Lagerquist¹, A. Nayak¹, H. Mair¹, G. Manoharan¹, E. Wang², G. Gammie¹, E. Ho¹, A. Rajagopalan¹, L-K. Yong¹,
R. Madhavaram¹, M. Jagota¹, C-J. Chung¹, S. Maruthi¹, J. Wiedemeier¹, T. Chen¹, H. Hsieh², D. Dia², A. Sikligir², M. Rahman¹,
B. Chen³, C. Lin⁴, V. Lin⁵, E. Chiang⁶, C-Y. Wu⁴,
P-Y. Hsu⁷, J. Tsai⁷, W. Wu⁷, A. Thippappa¹, S. Huang⁸, ¹MediaTek, Austin, TX; ²MediaTek, Hsinchu, Taiwan

8:38 AM
4.2 A 12nm Autonomous-Driving Processor with 60.4TOPS, 13.8TOPS/W CNN Executed by Task-Separated
ASIL D Control
K. Matsubara¹, L. Hanno¹, M. Kimura², A. Nakamura¹, M. Koike¹, K. Terashima¹, S. Morikawa¹, Y. Hotta¹, T. Irita¹, S. Mochizuki¹,
H. Hamasaki¹, T. Kamei¹, ¹Resenas Electronics, Kodaira, Japan; ²Resenas Electronics, Dusseldorf, Germany

8:46 AM
4.3 An Eight-Core 1.44GHz RISC-V Vector Machine in 16nm FinFET
University of California, Berkeley, CA
*Equally-Credited Authors (ECAs)

8:54 AM
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW
Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode
D. Rossi¹, F. Conti¹, M. Eggimann², S. Mach², A. Di Mauro², M. Guerrand³, G. Tagliavini², A. Pullin³, I. Lo³, J. Chen¹,³,
E. Flamand³, L. Benini³, ¹University of Bologna, Bologna, Italy
²ETH Zurich, Zurich, Switzerland; ³Greenwaves Technologies, Grenoble, France

9:02 AM
4.5 BioAIP: A Reconfigurable Biomedical AI Processor with Adaptive Learning for Versatile Intelligent
Health Monitoring
University of Electronic Science and Technology of China, Chengdu, China

9:10 AM
4.6 A 144Kb Annealing System Composed of 9×16Kb Annealing Processor Chips with Scalable Chip-to-Chip
Connections for Large-Scale Combinatorial Optimization Problems
T. Takemoto¹, K. Yamamoto², C. Yoshimura², M. Hayashi², M. Tada³, H. Saito², M. Mashimo², M. Yamaoka²
¹Hitachi, Sapporo, Japan; ²Hitachi, Tokyo, Japan; ³TOPPAN Technical Design Center Co., LTD., Sapporo, Japan
Total Design Service Co,LTD, Sapporo, Japan

9:18 AM
4.7 A 91mW 90fps Super-Resolution Processor for Full HD Images
H-Y. Shen, Y-C. Lee, T-W. Tong, C-H. Yang, National Taiwan University, Taipei, Taiwan

9:26 AM
4.8 An Area and Energy Efficient 0.12nJ/Pixel 8K 30fps AV1 Video Decoder in 5nm CMOS Process
T. S. Kim, S. Lee, K. Lee, S. Shin, S. Jun, Y. Lee, S. Lee, H. Kang, C. Yim, Y. Lim, E. Moon, S. Lim, K. Jeong, I. Kang,
Samsung Electronics, Hwaseong, Korea
**Analog Interfaces**

**Session Chair:** Jens Anders, University of Stuttgart, Stuttgart, Germany  
**Session Co-Chair:** Taeik Kim, Samsung Electronics, Hwaseong, Korea  
**Session Moderator:** David Blaauw, University of Michigan, MI

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST  
Live Session: Recap and Q&A will be scheduled according to the following program.  
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

### 8:30 AM

#### 5.1 A 1.5μW 0.135pJ•%RH CMOS Humidity Sensor Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array

H. Li¹, Z. Tan², Y. Bao³, H. Xiao³, H. Zhang¹, K. Du¹, Y. Zhang¹, L. Ye², R. Huang¹  
¹Peking University, Beijing, China; ²Zhejiang University, Hangzhou, China  
³Advanced Institute of Information Technology of Peking University, Hangzhou, China

### 8:38 AM

#### 5.2 Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation

O. Aiello¹, P. Crovetti², M. Alioto¹  
¹National University of Singapore, Singapore, Singapore; ²Politecnico di Torino, Torino, Italy

### 8:46 AM

#### 5.3 A Highly Digital 2210μm² Resistor-Based Temperature Sensor with a 1-Point Trimmed Inaccuracy of ±1.3°C (3σ) from -55°C to 125°C in 65nm CMOS

J. A. Angevare¹, Y. Chae², K. A. A. Makinwa¹  
¹Delft University of Technology, Delft, The Netherlands; ²Yonsei University, Seoul, Korea

### 8:54 AM

#### 5.4 A Hybrid Thermal-Diffusivity/Resistor-Based Temperature Sensor with a Self-Calibrated Inaccuracy of ±0.25°C (3σ) from −55°C to 125°C

S. Pan, J. A. Angevare, K. A. A. Makinwa, Delft University of Technology, Delft, The Netherlands

### 9:02 AM

#### 5.5 A 770 kS/s Duty-Cycled Integrated-Fluxgate Magnetometer for Contactless Current Sensing

P. Garcha¹,², V. Schaffer², B. Haroun¹, S. Ramaswamy¹, J. Wieser¹, J. Lang², A. Chandrakasan³  
¹Kilby Labs, Texas Instruments, Dallas, TX; ²Massachusetts Institute of Technology, Cambridge, MA  
³Texas Instruments, Freising, Germany; ⁴Kilby Labs, Texas Instruments, Santa Clara, CA

### 9:10 AM

#### 5.6 A 25A Hybrid Magnetic Current Sensor with 64mA Resolution, 1.8MHz Bandwidth, and a Gain Drift Compensation Scheme

A. Jouyaeian¹, Q. Fan¹, M. Motz², U. Ausserlechner², K. A. A. Makinwa¹  
¹Delft University of Technology, Delft, The Netherlands; ²Infineon Technologies, Villach, Austria

### 9:18 AM

#### 5.7 A MEMS Coriolis Mass Flow Sensor with 300μg/h/√Hz Resolution and ±0.8mg/h Zero Stability

A. C. de Oliveira¹, J. Groenesteijn², R. J. Wiererink², K. A. A. Makinwa¹  
¹Delft University of Technology, Delft, The Netherlands; ²Bronkhorst BV, Ruurlo, The Netherlands  
³University of Twente, Enschede, The Netherlands

### 9:26 AM

#### 5.8 A 5V Dynamic Class-C Paralleled Single-Stage Amplifier with Near-Zero Dead-Zone Control and Current-Redistributive Rail-to-Rail $G_m$-Boosting Technique

High-Performance Receivers and Transmitters for Sub-6GHz Radios

Session Chair: Yiwu Tang, Qualcomm Technologies, San Diego, CA
Session Co-Chair: Yuan-Hung Chung, MediaTek, Hsinchu, Taiwan
Session Moderator: Sudhakar Pamarti, University of California, Los Angeles, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program. Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM

6.1 A Low-Power and Low-Cost 14nm FinFET RFIC Supporting Legacy Cellular and 5G FR1
Samsung Electronics, Hwaseong, Korea

8:38 AM

6.2 A 4-Way Doherty Digital Transmitter Featuring 50%-LO Signed IQ Interleave Upconversion with more than 27dBm Peak Power and 40% Drain Efficiency at 10dB Power Back-Off Operating in the 5GHz Band
M. Beikmirza1, Y. Shen1, M. Mehrpoo1, M. Hashemi1, D. Mull, L. C. N. de Vreede1, M. S. Alavi2
1Delft University of Technology, Delft, The Netherlands; 2now with imec-Netherlands, Eindhoven, The Netherlands

8:46 AM

6.3 A 0.9V Dual-Channel Filtering-by-Aliasing Receiver Front-End Achieving +35dBm IIP3 and <-81dBm LO Leakage Supporting Intra- and Inter-Band Carrier Aggregation
S. Bu, S. Pamarti
University of California, Los Angeles, CA

8:54 AM

6.4 A 1-to-3GHz Co-Channel Blocker Resistant, Spatially and Spectrally Passive MIMO Receiver in 65nm CMOS with +6dBm In-Band/In-Notch B1dB
J. Poojary, R. Harjani
University of Minnesota, Minneapolis, MN

9:02 AM

6.5 A 3dB-NF 160MHz-RF-BW Blocker-Tolerant Receiver with Third-Order Filtering for 5G NR Applications
M. A. Montazerolghaem1, S. Pires2, L. de Vreede1, M. Babaie1
1Delft University of Technology, Delft, The Netherlands
2Ampleon, Nijmegen, The Netherlands

9:10 AM

6.6 Full-Duplex Receiver with Wideband Multi-Domain FIR Cancellation Based on Stacked-Capacitor, N-Path Switched-Capacitor Delay Lines Achieving >54dB SIC Across 80MHz BW and >15dBm TX Power-Handling
A. Nagulu*1, S. Garikapati*1, M. Essawy2, I. Kadota2, T. Chen2, A. Natarajan2, G. Zussman1, H. Krishnaswamy1
1Columbia University, New York, NY
2Oregon State University, Corvallis, OR
*Equally-Credited Authors (ECAs)

9:18 AM

6.7 A 1.75dB-NF 25mW 5GHz Transformer-Based Noise-Cancelling CMOS Receiver Front-End
K. Yang1, C. C. Boon1, G. Feng2, C. Li2, Z. Liu2, T. Guo3, X. YP4, Y. Dong1, A. Zhou1, X. Wang1
1Nanyang Technological University, Singapore, Singapore
2South China University of Technology, Guangzhou, China
3Massachusetts Institute of Technology, Cambridge, MA
Imagers and Range Sensors

Session Chair: Vyshnavi Suntharalingam, MIT Lincoln Laboratory, Lexington, MA
Session Co-Chair: Calvin Yi-Ping Chao, TSMC, Hsinchu, Taiwan
Session Moderator: Bruce Rae, ST Microelectronics, Edinburgh, United Kingdom

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM 7.1 A 4-tap 3.5μm 1.2Mpixel Indirect Time-of-Flight CMOS Image Sensor with Peak Current Mitigation and Multi-User Interference Cancellation

8:38 AM 7.2 A 48×40 13.5mm Depth Resolution Flash LiDAR Sensor with In-Pixel Zoom Histogramming Time-to-Digital Converter
B. Kim1, S. Park1, J-H. Chun2,3, J. Cho2,3, S-J. Kim1
1Ulsan National Institute of Science and Technology, Ulsan, Korea; 2Sungkyunkwan University, Suwon, Korea; 3SolidVue, Suwon, Korea

8:46 AM 7.3 A 189×600 Back-Illuminated Stacked SPAD Direct Time-of-Flight Depth Sensor for Automotive LiDAR Systems
O. Kumagai1, J. Ohmachi1, M. Matsumura1, S. Yagi1, K. Tayu1, K. Amagawa1, T. Matsukawa1, O. Ozawa1, D. Hiroto1, Y. Shinozuka1, R. Homma2, K. Mahara2, T. Ohyama1, Y. Morita1, S. Shimada1, T. Ueno1, A. Matsumoto1, Y. Otake1, T. Wakano1, T. Izawa1
1Sony Semiconductor Solutions, Atsugi, Japan; 2Sony LSI Design, Atsugi, Japan; 3Sony Depthsensing Solutions, Brussels, Belgium

8:54 AM 7.4 A 256×128 3D-Stacked (45nm) SPAD FLASH LiDAR with 7-Level Coincidence Detection and Progressive Gating for 100m Range and 10klux Background Light
1EPFL, Neuchâtel, Switzerland; 2ADAPS Photonics, Shenzhen, China; 3Intuitive Surgical, Aubonne, Switzerland
4Facebook, Redmond, WA; 5Korea Institute of Science and Technology, Seoul, Korea
6Sony Semiconductor Solutions, Kanagawa, Japan

9:02 AM 7.5 A 250fps 124dB Dynamic-Range SPAD Image Sensor Stacked with Pixel-Parallel Photon Counter Employing Sub-Frame Extrapolating Architecture for Motion Artifact Suppression
J. Ogi1, T. Takatsuka1, K. Hizu1, Y. Inaoka1, H. Zhu1, Y. Tochigi1, Y. Tashiro1, F. Sano1, Y. Murakawa2, M. Nakamura2, Y. Oike1
1Sony Semiconductor Solutions, Kanagawa, Japan; 2Sony Semiconductor Manufacturing, Nagasaki, Japan

9:10 AM 7.6 A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC
C. Okada1, K. Uemura1, L. Hung1, K. Matsuura1, T. Mowe1, D. Yamazaki1, K. Kodama1, M. Okano1, T. Morikawa1, K. Yamashita1, O. Oka1, I. Shvartz2, G. Zeituni2, A. Benshem3, N. Eshel2, Y. Inada1
1Sony Semiconductor Solutions, Kanagawa, Japan; 2Sony Semiconductor Manufacturing, Kumamoto, Japan
3Sony Electronics, Ra’anana, Israel

9:18 AM 7.7 A 0.2-to-3.6TOPS/W Programmable Convolutional Imager SoC with In-Sensor Current-Domain Ternary-Weighted MAC Operations for Feature Extraction and Region-of-Interest Detection
M. Lefebvre, L. Moreau, R. Dekimpe, D. Bol
Université catholique de Louvain, Louvain-la-Neuve, Belgium

T. Hirata, H. Murata, H. Matsuda, Y. Tezuaka, S. Tsunai
Nikon, Tokyo, Japan

9:30 AM 7.9 A 1/2.74-inch 32Mpixel-Prototype CMOS Image Sensor with 0.64μm Unit Pixels Separated by Full-Depth Deep-Trench Isolation
Samsung Electronics, Hwaseong, Korea
Ultra-High-Speed Wireline

Session Chair: Yohan Frans, Xilinx, San Jose, CA
Session Co-Chair: Patrick Yue, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong
Session Moderator: Thomas Toifl, Cisco Systems, Wallisellen, Switzerland

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM

8.1 A 224Gb/s DAC-Based PAM-4 Transmitter with 8-Tap FFE in 10nm CMOS
J. Kim*1, S. Kundu*1, A. Balankutty1, M. Beach2, B. C. Kim3, S. Kim1, Y. Liu4, S. K. Murthy5, P. Walli6, K. Yu7, H. S. Kim1, C-C. Liu7, D. Shin7, A. Cohen1, Y. Fan1, F. O'Mahony1
1Intel, Hillsboro, OR; 2Foundation Devices, Boston, MA; 3Intel, Jerusalem, Israel; *Equally-Credited Authors (ECAs)

8:38 AM

8.2 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS
M. Choi*1, Z. Wang*1, K. Lee1, K. Park1, Z. Liu1, A. Biswas1, J. Han1, E. Alon1
1University of California, Berkeley, CA; 2Hanyang University, Seoul, Korea; *Equally-Credited Authors (ECAs)

8:46 AM

8.3 An 8b DAC-Based SST TX Using Metal Gate Resistors with 1.4pJ/b Efficiency at 112Gb/s PAM-4 and 8-Tap FFE in 7nm CMOS
M. A. Kossel1, V. Khatri1,4, M. Braendli1, P. A. Francesci1, T. Morf1, S. A. Yonar1, M. Prathapan1, E. J. Lukes2, R. A. Richetta2, C. Cox2
1IBM Research, Rüschlikon, Switzerland; 2IBM Systems and Technology, Rochester, MN; 4now with Samsung Semiconductor India Research, Bangalore

8:54 AM

8.4 A 116Gb/s DSP-Based Wireline Transceiver in 7nm CMOS Achieving 6pJ/b at 45dB Loss in PAM-4/Duo-PAM-4 and 52dB in PAM-2
Huawei Technologies, Ottawa, Canada

9:02 AM

8.5 A Scalable Adaptive ADC/DSP-Based 1.25-to-56Gbps/112Gbps High-Speed Transceiver Architecture Using Decision-Directed MMSE CDR in 16nm and 7nm
D. Xu1, Y. Kou1, P. Lai1, Z. Cheng1, T. Y. Cheung1, L. Moser1, Y. Zhang1, X. Liu1, M. P. Lam1, H. Jia2, Q. Pan2, W. H. Szeto1, C. F. Tang1, K. F. Mak2, K. Sarfraz2, T. Zhu1, M. Kwan1, E. Y. L. Au1, C. Conroy1, K. K. Chan1
1Topus Technology, San Jose, CA; 2Topus Technology, Hong Kong, China; *now with Tsinghua University, Beijing, China
*now with Southern University of Science and Technology, Shenzhen, China; *Equally-Credited Authors (ECAs)

9:10 AM

8.6 A Highly Reconfigurable 40-97GS/s DAC and ADC with 40GHz AFE Bandwidth and Sub-35fJ/conv-step for 400Gb/s Coherent Optical Applications in 7nm FinFET
R. L. Nguyen1, A. M. Castrillon1, A. Fan1, A. Mellati1, B. T. Reyes2, C. Abidin1, E. Olsen1, F. Ahmad1, G. Hatcher1, J. Chana3, L. Biolato2, L. Tse2, L. Wang1, L. Wang1, M. Azarmnia1, M. Davoodi1, N. Campos2, N. Fan1, P. Prabha1, Q. Lu1, S. Cyrusian1, S. Dallaire2, S. Ho3, S. Jantzi1, T. Dusatko1, W. Elsharkasy1
1Inphi, Irvine, CA; 2Inphi, Vancouver, Canada; 3Inphi, San Jose, CA; 4Inphi, Ottawa, Canada

9:18 AM

8.7 A 112Gb/s ADC-DSP-Based PAM-4 Transceiver for Long-Reach Applications with >40dB Channel Loss in 7nm FinFET
P. Mishra1, A. Tan1, B. Helal1, C. Ho1, C. Loi1, J. Riani1, J. Sun1, K. Mistry1, K. Raviprakash1, L. Tse1, M. Davoodi1, M. Takefman1, M. Fan1, P. Prabha1, Q. Liu1, Q. Wang1, R. Nagulapalli1, S. Cyrusian1, S. Jantzi1, S. Scouten1, T. Dusatko1, T. Setya1, V. Giridharan3, V. Gurumoorthy1, V. Karam1, W. Liew2, Y. Liao1, Y. Ou1
1Inphi, San Jose, CA; 2Inphi, Singapore, Singapore; 3Inphi, Ottawa, Canada; 4Inphi, Irvine, CA; 5Inphi, Northants, United Kingdom
6Inphi, Burnaby, Canada

9:26 AM

8.8 A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver
J. Bailey1, H. Shakiba1, E. Nir1, G. Marderfeld1, P. Krotnv1, M-A. LaCroix1, D. Cassan1
1Huawei Technologies, Toronto, Canada; 2Huawei Technologies, Ottawa, Canada
ML Processors From Cloud to Edge
Session Chair: SukHwan Lim, Samsung, Hwaseong, Gyeonggi, Korea
Session Co-Chair: Luca Benini, ETH Zurich, Zurich, Switzerland
Session Moderator: Vivienne Sze, MIT, Cambridge, MA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM

9.1 A 7nm 4-Core AI Chip with 25.6TFLOPS Hybrid FP8 Training, 102.4TOPS INT4 Inference and Workload-Aware Throttling
A. Agrawal1, S. K. Lee1, J. Silberman1, M. Ziegler1, M. Kang1, S. Venkataramani1, N. Cao1, B. Fleischer1, M. Guillorn1, M. Cohen1, S. Mueller2, J. Oh1, M. Lutz1, J. Jung1, S. Koswatta1, C. Zhou1, V. Zalani1, J. Bonanno2, R. Casatuta1, C-Y. Chen1, J. Cho2, H. Haynie3, A. Herbert1, R. Jain1, M. Kar1, K-H. Kim1, Y. Li1, Z. Ren1, S. Rider1, M. Schaal2, K. Schelm2, M. Scheuermann1, X. Sun1, H. Tran1, N. Wang1, W. Wang1, X. Zhang1, V. Shah1, B. Curran6, V. Srinivasan1, P-F. Lu1, S. Shukla1, L. Chang1, K. Gopalakrishnan1
1IBM Research, Yorktown Heights, NY; 2IBM, Boeblingen, Germany; 3IBM, Austin, TX; 4IBM, Hopewell Junction, NY
5Hanyang University, Seoul, Korea; 6IBM, Poughkeepsie, NY; 7now with Rebellions, Seoul, Korea

7:08 AM

9.2 A 28nm 12.1TOPS/W Dual-Mode CNN Processor Using Effective-Weight-Based Convolution and Error-Compensation-Based Prediction
H. Mo1, W. Zhu1, W. Hu1, G. Wang1, Q. Lü1, A. Li1, S. Yin1, S. Wei1, L. Liu1
1Institute of Microelectronics of Tsinghua University, Beijing, China; 2Intel, Beijing, China

7:16 AM

9.3 A 40nm 4.81TFLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree
J. Park*, S. Lee*, D. Jeon, Seoul National University, Seoul, Korea; *Equally-Credited Authors (ECAs)

7:24 AM

9.4 PIU: A 248GOPS/W Stream-Based Processor for Irregular Probabilistic Inference Networks Using Precision-Scalable Posit Arithmetic in 28nm

7:32 AM

9.5 A 6K-MAC Feature-Map-Sparsity-Aware Neural Processing Unit in 5nm Flagship Mobile SoC
J-S. Park1, J-W. Jang1, H. Lee1, D. Lee1, S. Lee1, J. Jung2, S. Lee1, S. Kwon1, K. Jeong1, J-H. Song2, S. Lim1, I. Kang1
1Samsung Electronics, Hwaseong, Korea; 2Samsung Advanced Institute of Technology, Suwon, Korea

7:36 AM

9.6 A 1/2.3inch 12.3Mpixel with On-Chip 4.97TOPS/W CNN Processor Back-Illuminated Stacked CMOS Image Sensor
R. Eki1, S. Yamada2, H. Ozawa1, H. Kaj1, K. Okuike2, H. Gowtham2, H. Nakanishi3, E. Almog1, Y. Livne1, G. Yuval1, E. Zyss1, T. Izawa2
1Sony Semiconductor Solutions, Tokyo, Japan; 2Sony Semiconductor Solutions, Atsugi, Japan
3Sony Semiconductor Israel, Hod-Hasharon, Israel

7:40 AM

9.7 A 184μW Real-Time Hand-Gesture Recognition System with Hybrid Tiny Classifiers for Smart Wearable Devices
Y. Lu1, V. L. Le2, T-H. Kim1
1Nanyang Technological University, Singapore, Singapore; 2Nations Innovation Technologies, Singapore, Singapore

7:48 AM

9.8 A 25mm² SoC for IoT Devices with 18ms Noise-Robust Speech-to-Text Latency via Bayesian Speech Denoising and Attention-Based Sequence-to-Sequence DNN Speech Recognition in 16nm FinFET
T. Tambe1, E-Y. Yang1, G. G. Ko1, Y. Chai1, C. Hooper1, M. Donato2, P. N. Whatmough1, A. M. Rush1, D. Brooks2, G-Y. Wei1
1Harvard University, Cambridge, MA; 2Tufts University, Medford, MA; 3ARM, Boston, MA; 4Cornell University, New York, NY

7:56 AM

9.9 A Background-Noise and Process-Variation-Tolerant 109nW Acoustic Feature Extractor Based on Spike-Domain Divide-Energy Normalization for an Always-On Keyword Spotting Device
D. Wang, S. J. Kim, M. Yang, A. A. Lazar, M. Seok, Columbia University, New York, NY
Continuous-Time ADCs and DACs

Session Chair: Seyfi Bazarjani, Qualcomm Technologies, San Diego, CA
Session Co-Chair: Jongwoo Lee, Samsung Electronics, Hwaseong, Korea
Session Moderator: Marco Corsi, Texas Instruments, Parker, TX

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

**7:00 AM**

10.1 A 116μW 104.4dB-DR 100.6dB-SNDR CT ΔΣ Audio ADC Using Tri-Level Current-Steering DAC with Gate-Leakage Compensated Off-Transistor-Based Bias Noise Filter


**7:08 AM**

10.2 A 139μW 104.8dB-DR 24kHz-BW CTΔΣM with Chopped AC-Coupled OTA-Stacking and FIR DACs

S. Mondal1,2, O. Ghadami1, D. A. Hall1
1University of California, San Diego, La Jolla, CA
2now with Apple, San Diego, CA

**7:16 AM**

10.3 A 100MHz-BW 68dB-SNDR Tuning-Free Hybrid-Loop DSM with an Interleaved Bandpass Noise-Shaping SAR Quantizer

L. Jie, H-W. Chen, B. Zheng, M. P. Flynn, University of Michigan, Ann Arbor, MI

**7:24 AM**

10.4 A 3.7mW 12.5MHz 81dB-SNDR 4th-Order CTDSM with Single-OTA and 2nd-Order NS-SAR

W. Shi1, J. Liu2, A. Mukherjee1, X. Yang1, X. Tang1, L. Shen1, W. Zhao1, N. Sun1,2
1University of Texas, Austin, TX
2Tsinghua University, Beijing, China

**7:32 AM**

10.5 A 12b 600MS/s Pipelined SAR and 2x-Interleaved Incremental Delta-Sigma ADC with Source-Follower-Based Residue-Transfer Scheme in 7nm FinFET


**7:40 AM**

10.6 A 12b 16GS/s RF-Sampling Capacitive DAC for Multi-Band Soft-Radio Base-Station Applications with On-Chip Transmission-Line Matching Network in 16nm FinFET

D. Gruber1, M. Clara2, R. Sanchez3, Y-S. Wang4, C. Duller4, G. Rauter5, P. Torta6, K. Azadet7
1Intel, Villach, Austria
2Intel, Santa Clara, CA
3Intel, Madrid, Spain
4Intel, Hillsboro, OR
5now with Apple, Cupertino, CA
*Equally-Credited Authors (ECAs)

**7:48 AM**

10.7 A 64GS/s 4x-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters

1Intel, Santa Clara, CA
2Intel, Villach, Austria
3Intel, Madrid, Spain
4Intel, Hillsboro, OR
5now with Apple, Cupertino, CA
*Equally-Credited Authors (ECAs)
Advanced Wireline Links and Techniques

Session Chair: Mike Shuo-Wei Chen, University of Southern California, Los Angeles, CA
Session Co-Chair: Wei-Zen Chen, National Chiao Tung University, Hsinchu, Taiwan
Session Moderator: Amir Amirkhany, Samsung Electronics, San Jose, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM
11.1 A 1.7pJ/b 112Gb/s XSR Transceiver for Intra-Package Communication in 7nm FinFET Technology
R. Yousry*1, E. Chen*1, Y-M. Ying1, M. Abdullatif1, M. Elbadry1, A. ElShater1, T-B. Liu1, J. Lee1, D. Ramachandran1, K. Wang2, C-H. Weng3, M-L. Wu3, T. Ali1
1MediaTek, Irvine, CA; 2MediaTek, Hsinchu, Taiwan; *Equally-Credited Authors (ECAs)

7:08 AM
11.2 A 26.5625-to-106.25Gb/s XSR SerDes with 1.55pJ/b Efficiency in 7nm CMOS
R. Shivnaraine1, M. van Ierssel1, K. Farzan1, D. Diclemente1, G. Ng1, N. Wang1, J. Musayev1, G. Dutta1, M. Shibata1, A. Moradi1, H. Vahedi1, M. Farzad1, P. Kainth1, M. Yu1, N. Nguyen2, J. Pham2, A. McLaren1
1Rambus, Toronto, Canada; 2Rambus, San Jose, CA

7:16 AM
11.3 A 480Gb/s/mm 1.7pJ/b Short-Reach Wireline Transceiver Using Single-Ended NRZ for Die-to-Die Applications
K. McCollough, S. D. Huss, J. Vandersand, R. Smith, C. Moscone, Q. O. Farooq, Cadence, Cary, NC

7:20 AM
11.4 A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65nm with 7b Phase Interpolators for High-Speed Data Links
Z. Wang*, Y. Zhang*, Y. Onizuka, P. R. Kinget, Columbia University, New York, NY; *Equally-Credited Authors (ECAs)

7:24 AM
11.5 A 23.9-to-29.4GHz Digital LC-PLL with a Coupled Frequency Doubler for Wireline Applications in 10nm FinFET

7:32 AM
11.6 A 100Gb/s -8.3dBm-Sensitivity PAM-4 Optical Receiver with Integrated TIA, FFE and Direct-Feedback DFE in 28nm CMOS
H. Li, J. Sharma, C-M. Hsu, G. Balamurugan, J. Jaussi, Intel, Hillsboro, OR

7:40 AM
11.7 A 56Gb/s 50mW NRZ Receiver in 28nm CMOS
A. Atharav, B. Razavi, University of California, Los Angeles, CA

7:48 AM
11.8 An Echo-Cancelling Front-End for 112Gb/s PAM-4 Simultaneous Bidirectional Signaling in 14nm CMOS
R. Farjadrad1, K. Kavian2, D. Nguyen1, M. Brown1, G. Geelen1, C. Bastiaanssen2, N. Rao1, V. Popuri1, G. Shen1, H. Khatibi2, S. Dey2, A. Chatterjee3, D. Shen1, P. Zijlstra2, H. Gunnink2, K. Zhang1, V. Penumuchu1, O. Weiss1, E. Paulus2, J. Briaire2
1Marvell, Santa Clara, CA; 2Marvell, Eindhoven, The Netherlands; 3Marvell, Bangalore, India

7:56 AM
11.9 A 105Gb/s Dielectric-Waveguide Link in 130nm BiCMOS Using Channelized 220-to-335GHz Signal and Integrated Waveguide Coupler
J. W. Holloway*2, G. C. Dogiamis3, R. Han1
1Massachusetts Institute of Technology, Cambridge, MA; 2Raytheon, Tewksbury, MA; 3Intel, Chandler, AZ

SESSION 11 LIVE Q&As Wednesday February 17th, 7:00 AM
Innovations in Low-Power and Secure IoT
Session Chair: Sriram Vangal, Intel, Hillsboro, OR
Session Co-Chair: Long Yan, Samsung Electronics, Hwaseong, Korea
Session Moderator: Frederic Gianesello, STMicroelectronics, Crolles, France

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM
12.1 A 148nW General-Purpose Event-Driven Intelligent Wake-Up Chip for AIoT Devices Using Asynchronous Spike-Based Feature Extractor and Convolutional Neural Network
Z. Wang1, L. Ye1,2, Y. Liu1, P. Zhou2, Z. Tan3, H. Fan2, Y. Zhang1, J. Ru4, Y. Wang1, R. Huang1
1Peking University, Beijing, China
2Advanced Institute of Information Technology of Peking University, Hangzhou, China
3Zhejiang University, Hangzhou, China
4XINYI Information Technology, Shanghai, China

7:08 AM
12.2 Improving the Range of WiFi Backscatter Via a Passive Retro-Reflective Single-Side-Band-Modulating MIMO Array and Non-Absorbing Termination
M. Meng1, M. Dunna1, H. Yu1, S. Kuo1, P-H. P. Wang1,2, D. Bharadia1, P. P. Mercier1
1University of California San Diego, La Jolla, CA
2Broadcom, San Diego, CA

7:16 AM
12.3 Exploring PUF-Controlled PA Spectral Regrowth for Physical-Layer Identification of IoT Nodes
Q. Zhou*, Y. He*, K. Yang, T. Chi
Rice University, Houston, TX
*Equally-Credited Authors (ECAs)
Cyro-CMOS for Quantum Computing

Session Chair: Denis Daly, Apple, Cambridge, MA
Session Co-Chair: Shawn Hsu, National Tsing Hua University, Hsinchu, Taiwan
Session Moderator: Edoardo Charbon, EPFL, Neuchâtel, Switzerland

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:45 AM

13.1 A Fully Integrated Cryo-CMOS SoC for Qubit Control in Quantum Computers Capable of State Manipulation, Readout and High-Speed Gate Pulsing of Spin Qubits in Intel 22nm FFL FinFET Technology

J-S. Park1, S. Subramanian1, L. Lampert1, T. Mladenov1, I. Klotchkov1, D. J. Kurian2, E. Juarez-Hernandez3, B. Perez-Esparza1, S. R. Kale1, A. B. K. T. 4, S. Premaratne1, T. Watson1, S. Suzuki1, M. Rahman1, J. B. Timbadiya3, S. Soni3, S. Pellerano1
1Intel, Hillsboro, OR
2Intel, Bangalore, India
3Intel, Guadalajara, Mexico
4Intel, Santa Clara, CA

7:53 AM

13.2 A Fully-Integrated 40-nm 5-6.5 GHz Cryo-CMOS System-on-Chip with I/Q Receiver and Frequency Synthesizer for Scalable Multiplexed Readout of Quantum Dots

A. Ruffino*1, Y. Peng*1, T.-Y. Yang2, J. Michniewicz3, M. F. Gonzalez-Zalba4, E. Charbon1
1EPFL, Neuchâtel, Switzerland
2Hitachi, Cambridge, United Kingdom
3University of Cambridge, Cambridge, United Kingdom
4Quantum Motion Technologies, Leeds, United Kingdom
*Equally-Credited Authors (ECAs)

8:01 AM

13.3 A 6-to-8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology

B. Prabowo1,2, G. Zheng1,2, M. Mehrpoo1,2, B. Patra1,2, P. Harvey-Collard1,2, J. Dijkema1,2, A. Sammak1, G. Scappucci1,2, E. Charbon1,2, F. Sebastiano1,2, L. M. K. Vandersypen1,2, M. Babaie1,2
1Delft University of Technology, Delft, The Netherlands
2QuTech, Delft, The Netherlands
3now with Broadcom Netherlands, Bunnik, The Netherlands
4TNO, Delft, The Netherlands
5EPFL, Neuchatel, Switzerland

8:09 AM

13.4 A 1GS/s 6-to-8b 0.5mW/Qubit Cryo-CMOS SAR ADC for Quantum Computing in 40nm CMOS

G. Kiene1,2, A. Catania3, R. Overwater1,2, P. Bruschi3, E. Charbon1,2,4, M. Babaie1,2, F. Sebastiano1,2
1Delft University of Technology, Delft, The Netherlands
2QuTech, Delft, The Netherlands
3University of Pisa, Pisa, Italy
4EPFL, Neuchatel, Switzerland
mm-Wave Transceivers for Communication and Radar

Session Chair: Bodhisatwa Sadhu, IBM T. J. Watson Research Center, Yorktown Heights, NY
Session Co-Chair: Matteo Bassi, Infineon Technologies AG, Villach, Austria
Session Moderator: Vito Giannini, Uhnder, Austin, TX

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM
14.1 A 71-to-86GHz Packaged 16-Element by 16-Beam Multi-User Beamforming Integrated Receiver in 28nm CMOS
E. Naviasky, L. Iotti, G. LaCaille, B. Nikolić, E. Alon, A. Niknejad, University of California, Berkeley, CA

7:08 AM
14.2 An Early Fusion Complementary RADAR-LiDAR TRX in 65nm CMOS Supporting Gear-Shifting Sub-cm Resolution for Smart Sensing and Imaging
L. Lou1, K. Tang1, Z. Fang1, Y. Wang2, B. Chen1, T. Guo1, X. Feng1, S. Liu1, W. Wang1, Y. Zheng1
1Nanyang Technological University, Singapore, Singapore; 2Singapore University of Technology and Design, Singapore, Singapore

7:16 AM
14.3 A 26GHz Full-Duplex Circulator Receiver with 53dB/400MHz (40dB/800MHz) Self-Interference Cancellation for mm-Wave Repeaters
R. Garg, S. Jain, P. Dania, A. Natarajan, Oregon State University, Corvallis, OR

7:24 AM
14.4 A 24-to-30GHz Double-Quadrature Direct-Upconversion Transmitter with Mutual-Coupling-Resilient Series-Doherty Balanced PA for 5G MIMO Arrays
M. Pashaefar, L. C. de Vreede, M. S. Alavi, Delft University of Technology, Delft, The Netherlands

7:32 AM
14.5 A 1V W-Band Bidirectional Transceiver Front-End with <1dB T/R Switch Loss, <1°/dB Phase/Gain Resolution and 12.3% TX PAE at 15.1dBm Output Power in 65nm CMOS Technology
W. Zhu, J. Wang, R. Wang, Y. Wang, Institute of Microelectronics of Tsinghua University, Beijing, China

7:40 AM
14.6 A 76-to-81GHz 2×8 FMCW MIMO Radar Transceiver with Fast Chirp Generation and Multi-Feed Antenna-in-Package Array
Z. Duan1, B. Wu1, C. Zhu1, Y. Wang1, W. Jin1, Y. Liu1, Y. Wu2, T. Zhang2, M. Liu1, B. Dou1, B. Liao1, W. Lv1, D. Pan1, Y. Li1, C. Wang2, Y. Dai1, P. Li1, H. Gao3
1East China Research Institute of Electronic Engineering, Hefei, China; 2Southwest Integrated Circuit Design, Chongqing, China
3University of Science and Technology of China, Hefei, China; 4Silicon Austria Labs, Linz, Austria
5Eindhoven University of Technology, Eindhoven, The Netherlands

7:48 AM
14.7 An Adaptive Analog Temperature-Healing Low-Power 17.7-to-19.2GHz RX Front-End with ±0.005dB/°C Gain Variation, <1.6dB NF Variation, and <2.2dB IP1dB Variation across -15 to 85°C for Phased-Array Receiver
M. Li1, N. Li2, H. Gao3, S. Wang4, Z. Zhang5, P. Chen1, N. Wei1, Q. J. Gu2, C. Song3, Z. Xu1
1Zhejiang University, Zhoushan, China; 2University of California, Davis, CA
*Equally-Credited Authors (ECAs)

7:56 AM
14.8 A Fully Integrated 62-to-69GHz Crystal-Less Transceiver with 12 Channels Tuned by a Transmission-Line-Referenced FLL in 0.13μm BiCMOS
J. Im, H. Kim, O. Abdelatty, D. D. Wentzloff, University of Michigan, Ann Arbor, MI
Compute-in-Memory Processors for Deep Neural Networks

Session Chair: Jun Deguchi, Kioxia Corporation, Kawasaki, Japan
Session Co-Chair: Yongpan Liu, Tsinghua University, Beijing, China
Session Moderator: Yan Li, Western Digital, Milpitas, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
15.1 A Programmable Neural-Network Inference Accelerator Based on Scalable In-Memory Computing
Princeton University, Princeton, NJ
*Equally-Credited Authors (ECAs)

8:38 AM
15.2 A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating
J. Yue1,2, X. Feng1, Y. He1, Y. Huang1, Y. Wang4, Z. Yuan1, M. Zhan1, J. Liu1, J-W. Su1, Y-L. Chung3, P-C. Wu3, L-Y. Hung3, M-F. Chang4, N. Sun1, X. Li1, H. Yang1, Y. Liu1
1Tsinghua University, Beijing, China
2Pi2star Technology, Beijing, China
3National Tsing Hua University, Hsinchu, Taiwan

8:46 AM
15.3 A 65nm 3T Dynamic Analog RAM-Based Computing-in-Memory Macro and CNN Accelerator with Retention Enhancement, Adaptive Analog Sparsity and 44TOPS/W System Energy Efficiency
Z. Chen, X. Chen, J. Gu
Northwestern University, Evanston, IL

8:54 AM
15.4 A 5.99-to-691.1TOPS/W Tensor-Train In-Memory-Computing Processor Using Bit-Level-Sparsity-Based Optimization and Variable-Precision Quantization
R. Guo1, Z. Yue1, X. Si2, T. Hu1, H. Li1, L. Tang1, Y. Wang1, L. Liu1, M-F. Chang3, Q. Li2, S. Wei1, S. Yin1
1Tsinghua University, Beijing, China
2University of Electronic Science and Technology of China, Chengdu, China
3National Tsing Hua University, Hsinchu, Taiwan
Computation in Memory

Session Chair: Meng-Fan Chang, National Tsing Hua University, Hsinchu, Taiwan
Session Co-Chair: Ru Huang, Peking University, Beijing, China
Session Moderator: Seung-Jun Bae, Samsung, Hwaseong, Korea

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM

16.1 A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS/W for Tiny AI Edge Devices
C-X. Xue*, J-M. Hung*, H-Y. Kao1, Y-H. Huang1, S-P. Huang1, F-C. Chang1, P. Chen1, T-W. Liu1, C-J. Jhang1, C-I. Su2, W-S. Khwa3, C-C. Lo1, R-S. Liu1, C-C. Hsieh1, K-T. Tang1, Y-D. Chih2, T-Y. J. Chang3, M-F. Chang1,2
1National Tsing Hua University, Hsinchu, Taiwan
2TSMC, Hsinchu, Taiwan
*Equally-Credited Authors (ECAs)

9:23 AM

16.2 eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing
S. Xie1, C. Ni1, A. Sayal1, P. Jain2, F. Hamzaoglu2, J. P. Kulkarni1
1University of Texas, Austin, TX
2Intel, Hillsboro, OR

9:31 AM

16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b of Precision for AI Edge Chips
J-W. Su*1,2, Y-C. Chou*1, R. Liu1, T-W. Liu1, P-J. Lu1, P-C. Wu1, Y-L. Chung1, L-Y. Hung1, J-S. Ren1, T. Pan1, S-H. Li2, S-C. Chang2, S-S. Sheu2, W-C. Lo2, C-I. Wu2, X. Si2, C-C. Lo1, R-S. Liu1, C-C. Hsieh1, K-T. Tang1, M-F. Chang1,2
1National Tsing Hua University, Hsinchu, Taiwan
2Industrial Technology Research Institute, Hsinchu, Taiwan
*Equally-Credited Authors (ECAs)

9:39 AM

16.4 An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications
TSMC, Hsinchu, Taiwan

SESSION 16 LIVE Q&As Wednesday February 17th, 9:15 AM
DC-DC Converters

Session Chair: Li Geng, Xi'an Jiaotong University, Xi'an, China
Session Co-Chair: Harish Krishnamurthy, Intel, Beaverton, OR
Session Moderator: Gaël Pillonnet, CEA-Léti, Grenoble, France

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
17.1 A Two-Stage Cascaded Hybrid Switched-Capacitor DC-DC Converter with 96.9% Peak Efficiency Tolerating 0.6V/μs Input Slew Rate During Startup
Z. Xia, J. Stauth, Dartmouth College, Hanover, NH

8:38 AM
17.2 A Masterless Fault-Tolerant Hybrid Dickson Converter with 95.3% Peak Efficiency 20V-to-60V Input and 3.3V Output for 48V Multi-Phase Automotive Applications
M. Ashourloo1, V. R. Namburi1, G. Villar Pique6, J. Pigott6, H. J. Bergveld2, A. El Sherif1, O. Trescases1
1University of Toronto, Toronto, Canada; 2NXP Semiconductors, Eindhoven, The Netherlands
3NXP Semiconductors, Chandler, AZ

8:46 AM
17.3 A 1.25GHz Fully Integrated DC-DC Converter Using Electromagnetically Coupled Class-D LC Oscillators
A. Novello1, G. Atzeni1, G. Cristiano1, M. Coustans2, T. Jang3
1ETH Zurich, Zurich, Switzerland; 2STMicroelectronics, Plan-les-Ouates, Switzerland

8:50 AM
17.4 Peak-Current-Controlled Ganged Integrated High-Frequency Buck Voltage Regulators in 22nm CMOS for Robust Cross-Tile Current Sharing
N. Desai1, H. K. Krishnamurthy4, K. Ahmed5, S. Weng5, S. Kim5, X. Liu5, H. T. Do5, K. Radhakrishnan2, K. Ravichandran1, J. W. Tschanz1, V. De1
1Intel, Hillsboro, OR; 2Intel, Chandler, AZ

8:58 AM
17.5 A 98.2%-Efficiency Reciprocal Direct Charge Recycling Inductor-First DC-DC Converter
A. Abdulsalam, P. P. Mercier, University of California, San Diego, La Jolla, CA

9:06 AM
17.6 A Reconfigurable DC-DC Converter for Maximum TEG Energy Harvesting in a Battery-Powered Wireless Sensor Node

9:10 AM
17.7 A 0.03mV/ma Low Crosstalk and 185nA Ultra-Low Quiescent Single-Inductor Multiple-Output Converter Assisted by 5-Input Operational Amplifier for 94.3% Peak Efficiency and 3.0W Driving Capability
1National Chiao Tung University, Hsinchu, Taiwan; 2Realtek Semiconductor, Hsinchu, Taiwan

9:18 AM
17.8 A 90.5%-Efficiency 28.7μVrms-Noise Bipolar-Output High-Step-Up SC DC-DC Converter with Energy-Recycled Regulation and Post-Filtering for ±15V TFT-Based LAE Sensors
M-W. Ko, H. Han, H-S. Kim, KAIST, Daejeon, Korea

9:26 AM
17.9 A High Conversion Ratio and 97.4% Peak-Efficiency 3-Switch Boost Converter with Duty-Dependent Charge Topology for 1.2A High Driving Current and 20% Reduction of Inductor DC Current in MiniLED Applications
Y-A. Lin1, S-Y. Lin2, Z-L. Huang1, C-S. Huang1, C-H. Liang1, K-S. Chang1, K-C. Chung1, K-H. Chen1, Y-H. Lin2, S-R. Lin2, T-Y. Tsaic2
1National Chiao Tung University, Hsinchu, Taiwan; 2Realtek Semiconductor, Hsinchu, Taiwan
18.1 An Optically-Addressed Nanowire-Based Retinal Prosthesis with 73% RF-to-Stimulation Power Efficiency and 20nc-to-3μC Wireless Charge Telemetering
A. Akinin1, J. M. Ford1, J. Wu1, C. Kim2, H. D. Thacker3, P. P. Mercier1, G. Cauwenberghs1
1University of California, San Diego, La Jolla, CA
2KAIST, Daejeon, Korea
3Nanovision Biosciences, San Diego, CA

8:38 AM
18.2 CMOS-Driven Pneumatic-Free Scalable Microfluidics and Fluid Processing with Label-Free Cellular and Bio-Molecular Sensing Capability for an End-to-End Point-of-Care System
Princeton University, Princeton, NJ

8:46 AM
18.3 An Integrated Thermal Actuation/Sensing Array with Stacked Oscillators for Efficient and Localized Heating of Magnetic Nanoparticles with Sub-Millimeter Spatial Resolution
Y. Fan, L. Zhang, Q. Zhang, G. Bao, T. Chi
Rice University, Houston, TX

8:54 AM
18.4 A Wireless Multimodality System-on-a-Chip with Time-Based Resolution Scaling Technique for Chronic Wound Monitoring
S-Y. Lu1, S-S. Shan2, S-C. Kuo1, C-Z. Shao1, Y-H. Yeh1, I-T. Lin1, S-P. Lin2, Y-T. Liao1
1National Chiao Tung University, Hsinchu, Taiwan
2National Chung Hsing University, Taichung, Taiwan
Optical Systems for Emerging Applications

Session Chair: Munehiko Nagatani, NTT, Atsugi, Japan
Session Co-Chair: Nick van Helleputte, imec, Heverlee, Belgium
Session Moderator: Naveen Verma, Princeton University, Princeton, NJ

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM

19.1 Optical Phased-Array FMCW LiDAR with On-Chip Calibration
S. Chung, M. Nakai, S. Idres, Y. Ni, H. Hashemi
University of Southern California, Los Angeles, CA

9:23 AM

19.2 A Mechanically Flexible Implantable Neural Interface for Computational Imaging and Optogenetic Stimulation over 5.4×5.4mm² FoV
S. Moazeni*1,2, E. H. Pollmann*1, V. Boominathan3, F. A. Cardoso1, J. T. Robinson3, A. Veeraraghavan3, K. L. Shepard1
1Columbia University, New York, NY
2University of Washington, Seattle, WA
3Rice University, Houston, TX
*Equally-Credited Authors (ECAs)

9:31 AM

19.3 A MEMS-Based Dynamic Light Focusing System for Single-Cell Precision in Optogenetics
C. Yalcin1, N. T. Ersumo1, G. Bocchetti1, M. M. Ghanbari2, N. Antipa1, S. Faraji Alamouti1, L. Waller1,2, D. Lopez2, R. Muller1,2
1University of California, Berkeley, CA
2Chan Zuckerberg Biohub, San Francisco, CA
3National Institute of Standards and Technology, Gaithersburg, MD
High-Performance VCOs

Session Chair: Andrea Bevilacqua, University of Padova, Padova, Italy
Session Co-Chair: Salvatore Levantino, Politecnico di Milano, Milan, Italy
Session Moderator: Hua Wang, Georgia Tech, Atlanta, GA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
20.1 A 5.0-to-6.36GHz Wideband-Harmonic-Shaping VCO Achieving 196.9dBc/Hz Peak FoM and 90-to-180kHz $1/f^3$ PN Corner Without Harmonic Tuning
H. Guo¹, Y. Chen¹, P-I. Mak¹, R. P. Martins¹²
¹University of Macau, Macau, China
²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

8:38 AM
20.2 A 3.09-to-4.04GHz Distributed-Boosting and Harmonic-Impedance-Expanding Multi-Core Oscillator with -138.9dBc/Hz at 1MHz Offset and 195.1dBc/Hz FoM
Y. Shu¹, H. J. Qian¹, X. Gao², X. Luo¹
¹University of Electronic Science and Technology of China, Chengdu, China
²Zhejiang University, Hangzhou, China

8:46 AM
20.3 A 60GHz 186.5dBc/Hz FoM Quad-Core Fundamental VCO Using Circular Triple-Coupled Transformer with No Mode Ambiguity in 65nm CMOS
H. Jia, W. Deng, P. Guan, Z. Wang, B. Chi
Tsinghua University, Beijing, China
UWB Systems and Wake-Up Receivers

Session Chair: Hiroyuki Ito, Tokyo Institute of Technology, Yokohama, Japan
Session Co-Chair: Renaldi Winoto, Mojo Vision, Saratoga, CA
Session Moderator: Yao-Hong Liu, imec, Eindhoven, The Netherlands

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM
21.1 A 1.125Gb/s 28mW 2m-Radio-Range IR-UWB CMOS Transceiver
G. Lee¹, S. Lee¹, J-H. Kim², T. W. Kim¹
¹Yonsei University, Seoul, Korea
²Ewha Womans University, Seoul, Korea

9:23 AM
21.2 A 3-to-10GHz 180pJ/b IEEE802.15.4z/4a IR-UWB Coherent Polar Transmitter in 28nm CMOS with Asynchronous Amplitude Pulse-Shaping and Injection-Locked Phase Modulation
imec-Netherlands, Eindhoven, The Netherlands

9:31 AM
21.3 A Fully Integrated 2.7μW -70.2dBm-Sensitivity Wake-Up Receiver with Charge-Domain Analog Front-End, -16.5dB-SIR, FEC and Cryptographic Checksum
K-K. Huang¹, J. K. Brown², N. Collins³, R. K. Sawyer⁴, F. B. Yahya⁵, A. Wang⁴, N. E. Roberts⁴, B. H. Calhoun⁴, D. D. Wentzloff⁵
¹Everactive, Santa Clara, CA
²Everactive, Ann Arbor, MI
³now with Renesas, Palm Bay, FL
⁴Everactive, Charlottesville, VA
⁵Equally-Credited Authors (ECAs)

9:35 AM
21.4 A 0.75-to-1GHz Passive Wideband Noise-Cancelling 171μW Wake-Up RX and 440μW Primary RX FE with -86dBm/10kb/s Sensitivity, 35dB SIR and 3.8dB RX NF
H. Bialek¹, S. Ahasan²*, A. Binaie²*, K. R. Sadagopan¹, M. L. Johnston¹, H. Krishnaswamy², A. Natarajan¹
¹Oregon State University, Corvallis, OR
²Columbia University, New York, NY
*Equally-Credited Authors (ECAs)

9:43 AM
21.5 An Integrated 2.4GHz -91.5dBm-Sensitivity Within-Packet Duty-Cycled Wake-Up Receiver Achieving 2μW at 100ms Latency
H. L. Bishop*, A. Dissanayake*, S. M. Bowers, B. H. Calhoun
University of Virginia, Charlottesville, VA
*Equally-Credited Authors (ECAs)
Terahertz for Communication and Sensing

Session Chair: Jane Gu, University of California, Davis, Davis, CA
Session Co-Chair: Byung-Wook Min, Yonsei University, Seoul, Korea
Session Moderator: Maryam Tabesh, Google, Mountain View, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
22.1 THz Prism: One-Shot Simultaneous Multi-Node Angular Localization Using Spectrum-to-Space Mapping with 360-to-400GHz Broadband Transceiver and Dual-Port Integrated Leaky-Wave Antennas
H. Saeidi*, S. Venkatesh*, X. Lu, K. Sengupta
Princeton University, Princeton, NJ
*Equally-Credited Authors (ECAs)

8:38 AM
22.2 A 300GHz-Band Phased-Array Transceiver Using Bi-Directional Outphasing and Hartley Architecture in 65nm CMOS
I. Abdo1, C. da Gomez1, C. Wang1, K. Hatano1, Q. Li1, C. Liu1, K. Yanagisawa1, A. A. Fadila1, J. Pang1, H. Hamada2, H. Nosaka2, A. Shirane1, K. Okada1
1Tokyo Institute of Technology, Tokyo, Japan
2NTT, Kanagawa, Japan

8:46 AM
22.3 A 0.42THz Coherent TX-RX System Achieving 10dBm EIRP and 27dB NF in 40nm CMOS for Phase-Contrast Imaging
D. Simic, K. Guo, P. Reynaert
KU Leuven - MICAS, Leuven, Belgium

8:54 AM
22.4 A 250GHz Autodyne FMCW Radar in 55nm BiCMOS with Micrometer Range Resolution
S. H. Naghavi1, S. Seyedabbasazadehesfahian1, F. Khoein1, A. Cathelin2, E. Afshari1
1University of Michigan, Ann Arbor, MI
2STMicroelectronics, Crolles, France
THz Circuits and Front-Ends

Session Chair: Swaminathan Sankaran, Texas Instruments, Dallas, TX
Session Co-Chair: Patrick Reynaert, KU Leuven - MICAS, Leuven, Belgium
Session Moderator: Shuhei Amakawa, Hiroshima University, Higashihiroshima, Japan

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM

23.1 270-to-300GHz Double-Balanced Parametric Upconverter Using Asymmetric MOS Varactors and a Power-Splitting-Transformer Hybrid in 65nm CMOS
Z. Chen¹, W. Choi², K. O¹
¹University of Texas, Dallas, TX
²Oklahoma State University, Stillwater, OK

9:23 AM

23.2 A 436-to-467GHz Lens-Integrated Reconfigurable Radiating Source with Continuous 2D Steering and Multi-Beam Operations in 65nm CMOS
H. Jalili, O. Momeni
University of California, Davis, CA

9:31 AM

23.3 A 605GHz 0.84mW Harmonic Injection-Locked Receiver Achieving 2.3pW/√Hz NEP in 28nm CMOS
A. De Vroede, P. Reynaert
KU Leuven - MICAS, Leuven, Belgium

9:39 AM

23.4 An 82fs rms-Jitter and 22.5mW-Power, 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector in 65nm CMOS
S. Yoo *¹, S. Park *¹, S. Choi *¹, Y. Cho¹, H. Yoon¹, C. Hwang¹, J. Choi¹
¹KAIST, Daejeon, Korea
²Qualcomm, San Diego, CA
*Equally-Credited Authors (ECAs)
**Advanced Embedded Memories**

Session Chair: **Eric Karl**, Intel, Hillsboro, OR  
Session Co-Chair: **Shinichiro Shiratake**, Kioxia, Yokohama, Japan  
Session Moderator: **Jonathan Chang**, TSMC, Hsinchu, Taiwan

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST  
Live Session: Recap and Q&A will be scheduled according to the following program.  
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

### 7:00 AM

**24.1 A 6.2 GHz Single Ended Current Sense Amplifier (CSA) Based Compileable 8T SRAM in 7nm FinFET Technology**  
A. Fritsch¹, R. Joshi², S. Chakraborty², H. Wetter³, U. Srinivasan¹, M. Hyde³, O. Torreiter¹, M. Kugel¹, D. Radko³, H. Kim³, D. Friedman²  
¹IBM, Boeblingen, Germany  
²IBM Research, Yorktown Heights, NY  
³IBM, Poughkeepsie

### 7:08 AM

**24.2 A 14nm-FinFET 1Mb Embedded 1T1R RRAM with a 0.022μm² Cell Size Using Self-Adaptive Delayed Termination and Multi-Cell Reference**  
J. Yang¹², X. Xue³, X. Xu¹, Q. Wang¹, H. Jiang², J. Yu¹, D. Dong³, F. Zhang¹, H. Lv¹, M. Liu¹  
¹Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China  
²Zhejiang Lab, Hangzhou, China  
³Fudan University, Shanghai, China

### 7:16 AM

**24.3 A 3nm Gate-All-Around SRAM: Featuring an Adaptive Dual-BL and an Adaptive Cell-Power Assist Circuit**  
Samsung Electronics, Hwaseong, Korea

### 7:24 AM

**24.4 A 5nm 5.7GHz@1.0V and 1.3GHz@0.5V 4kb Standard-Cell-Based Two-Port Register File with a 16T Bitcell with No Half-Selection Issue**  
TSMC, Hsinchu, Taiwan
SESSION 25 LIVE Q&As

Thursday February 18th, 7:45 AM

DRAM

Session Chair: Dong Uk Lee, SK hynix, Icheon, Korea
Session Co-Chair: Bor-Doou Rong, Etron, Hsinchu, Taiwan
Session Moderator: Kyu-Hyun (KH) Kim, IBM T. J. Watson, Yorktown Heights, NY

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:45 AM

25.1  A 24Gb/s/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation
SK hynix Semiconductor, Icheon, Korea

7:53 AM

25.2  A 16Gb Sub-1V 7.14Gb/s/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3rd-Generation 10nm DRAM
Samsung Electronics, Hwaseong, Korea

8:01 AM

25.3  An 8Gb GDDR6X DRAM Achieving 22Gb/s/pin with Single-Ended PAM-4 Signaling
T. M. Hollis\textsuperscript{1}, R. Schneider\textsuperscript{2}, M. Brox\textsuperscript{2}, T. Hein\textsuperscript{2}, W. Spirkl\textsuperscript{2}, M. Bach\textsuperscript{2}, M. Balakrishnan\textsuperscript{2}, S. Dietrich\textsuperscript{2}, F. Funfrock\textsuperscript{2}, M. Ivanov\textsuperscript{2}, N. Jovanovic\textsuperscript{2}, M. Kuzmenka\textsuperscript{2}, D. Lauber\textsuperscript{2}, J. Ocon-Garrido\textsuperscript{2}, D. Ovard\textsuperscript{2}, K. Pfefferl\textsuperscript{2}, S. Piatkowski\textsuperscript{2}, G. Piscopo\textsuperscript{2}, M. Plan\textsuperscript{2}, J. Polney\textsuperscript{2}, J. Pottgiesser\textsuperscript{2}, S. Rau\textsuperscript{2}, F. Vitale\textsuperscript{2}, M. Walter\textsuperscript{2}, M. Alvarez-Gonzalez\textsuperscript{2}, M. Broschwitz\textsuperscript{2}, C. Chetreanu\textsuperscript{2}, A. Sorrentino\textsuperscript{2}, J. Weller\textsuperscript{2}, P. Mayer\textsuperscript{2}, M. Richter\textsuperscript{2}, C. S. Garcia\textsuperscript{2}, A. Schneider\textsuperscript{2}, N. S. Wong\textsuperscript{2}
\textsuperscript{1}Micron Technology, Boise, ID
\textsuperscript{2}Micron Semiconductor, Munich, Germany
\textsuperscript{3}Micron Semiconductor, Singapore, Singapore

8:09 AM

25.4  A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications
Y-C. Kwon\textsuperscript{1}, S. H. Lee\textsuperscript{1}, J. Lee\textsuperscript{1}, S-H. Kwon\textsuperscript{1}, J. M. Ryu\textsuperscript{1}, J-P. Son\textsuperscript{1}, S. O\textsuperscript{1}, H-S. Yu\textsuperscript{1}, H. Lee\textsuperscript{1}, S. Y. Kim\textsuperscript{1}, Y. Cho\textsuperscript{1}, J. G. Kim\textsuperscript{1}, J. Choi\textsuperscript{1}, H-S. Shin\textsuperscript{1}, J. Kim\textsuperscript{1}, B. Phuah\textsuperscript{1}, H. Kim\textsuperscript{1}, M. J. Song\textsuperscript{1}, A. Choi\textsuperscript{1}, D. Kim\textsuperscript{1}, S. Kim\textsuperscript{1}, E-B. Kim\textsuperscript{1}, D. Wang\textsuperscript{1}, S. Kang\textsuperscript{1}, Y. Ro\textsuperscript{1}, S. Seo\textsuperscript{1}, J. Song\textsuperscript{1}, J. Youn\textsuperscript{1}, K. Sohn\textsuperscript{1}, N. S. Kim\textsuperscript{1}
\textsuperscript{1}Samsung Electronics, Hwaseong, Korea
\textsuperscript{2}Samsung Electronics, San Jose
\textsuperscript{3}Samsung Electronics, Suwon, Korea
RF Power-Amplifier and Front-End Techniques

Session Chair: Hongtao Xu, Fudan University, Shanghai, China
Session Co-Chair: Toshiya Mitomo, Toshiba, Kanagawa, Japan
Session Moderator: James Buckwalter, University of California, Santa Barbara, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM

26.1 A 26-to-60GHz Continuous Coupler-Doherty Linear Power Amplifier for Over-An-Octave Back-Off Efficiency Enhancement
T-Y. Huang, N. S. Mannem, S. Li, D. Jung, M-Y. Huang, H. Wang
Georgia Institute of Technology, Atlanta, GA

7:08 AM

26.2 A Doherty-Like Load-Modulated Balanced Power Amplifier Achieving 15.5dBm Average P_{out} and 20% Average PAE at a Data Rate of 18Gb/s in 28nm CMOS
V. Qunaj, P. Reynaert
KU Leuven - MICAS, Leuven, Belgium

7:16 AM

26.3 A mm-Wave Power Amplifier for 5G Communication Using a Dual-Drive Topology Exhibiting a Maximum PAE of 50% and Maximum DE of 60% at 30GHz
E. F. Garay, D. J. Munzer, H. Wang
Georgia Institute of Technology, Atlanta, GA

7:24 AM

26.4 A Reflection-Coefficient Sensor for 28GHz Beamforming Transmitters in 22nm FD-SOI CMOS
Y. Zhang, G. Mangraviti, J. Nguyen, Z. Zong, P. Wambacq
imec, Heverlee, Belgium

7:32 AM

26.5 A Watt-Level Quadrature Switched/Floated-Capacitor Power Amplifier with Back-Off Efficiency Enhancement in Complex Domain Using Reconfigurable Self-Coupling Canceling Transformer
B. Yang, H. J. Qian, X. Luo
University of Electronic Science and Technology of China, Chengdu, China

7:40 AM

26.6 A 5-to-6GHz Current-Mode Subharmonic Switching Digital Power Amplifier for Enhancing Power Back-Off Efficiency
A. Zhang, C. Yang, M. Ayesh, M-W. Chen
University of Southern California, Los Angeles, CA

7:48 AM

26.7 An Impedance-Transforming N-Path Filter Offering Passive Voltage Gain
M. Khorshidian, H. Krishnaswamy
Columbia University, New York, NY
Discrete-Time ADCs

Session Chair: John Keane, Keysight Technologies, Santa Clara, CA
Session Co-Chair: Chih-Cheng Hsieh, National Tsing Hua University, Hsinchu, Taiwan
Session Moderator: Bob Verbruggen, Xilinx, Dublin, Ireland

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM
27.1 A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering
J. Liu¹, D. Li², Y. Zhong³, X. Tang³, N. Sun¹³
¹Tsinghua University, Beijing, China
²Xidian University, Xi’an, China
³University of Texas, Austin, TX

7:08 AM
27.2 14.1-ENOB 184.9dB-FoM Capacitor-Array-Assisted Cascaded Charge-Injection SAR ADC
K. Choo, H. An, D. Sylvester, D. Blaauw
University of Michigan, Ann Arbor, MI

7:16 AM
27.3 A 13.8-ENOB 0.4pF-Cin 3rd-Order Noise-Shaping SAR in a Single-Amplifier EF-CIFF Structure with Fully Dynamic Hardware-Reusing kT/C Noise Cancelation
T-H. Wang, R. Wu, V. Gupta, S. Li
Georgia Institute of Technology, Atlanta, GA

7:24 AM
27.4 A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier
X. Tang¹, X. Yang², J. Liu², W. Shi², D. Z. Pan¹, N. Sun¹²
¹University of Texas, Austin, TX
²Tsinghua University, Beijing, China

7:32 AM
27.5 An 80MHz-BW 640MS/s Time-Interleaved Passive Noise-Shaping SAR ADC in 22nm FDSOI Process
MediaTek, Hsinchu, Taiwan
*Equally-Credited Authors (ECAs)

7:40 AM
27.6 A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration
H. Zhang¹, Y. Zhu¹, C-H. Chan¹, R. Martins¹²
¹University of Macau, Macau, China
²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

7:48 AM
27.7 A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR
L. Shen¹², Z. Gao³, X. Yang³, W. Shi², N. Sun²³
¹Peking University, Beijing, China
²University of Texas, Austin, TX
³Tsinghua University, Beijing, China
28.1 A Distortion-Free VCO-Based Sensor-to-Digital Front-End Achieving 178.9dB FoM and 128dB SFDR with a Calibration-Free Differential Pulse-Code Modulation Technique
J. Huang, P. P. Mercier, University of California, San Diego, CA

7:00 AM

28.2 A 400-to-1000nm 24μW Monolithic PPG Sensor with 0.3A/W Spectral Responsivity for Miniature Wearables
Samsung Electronics, Hwaseong, Korea

7:08 AM

28.3 A 28μW 134dB DR 2nd-Order Noise-Shaping Slope Light-to-Digital Converter for Chest PPG Monitoring
Q. Lin1,2, S. Song1, R. Van Wegberg1, M. Konijnenburg1, D. Biswas1, C. Van Hoof2, F. Tavernier2, N. Van Helleputte1
1imec, Leuven, Belgium; 2KU Leuven, Leuven, Belgium

7:16 AM

28.4 A 400mVpp 92.3dB-SNDR 1kHz-BW 2nd-Order VCO-Based ExG-to-Digital Front-End Using a Multiphase Gated-Inverted Ring-Oscillator Quantizer
C. Pochet, J. Huang, P. P. Mercier, D. A. Hall, University of California, San Diego, CA

7:24 AM

28.5 A 0.6V/0.9V 26.6-to-119.3μW ΔΣ-Based Bio-Impedance Readout IC with 101.9dB SNR and <0.1Hz 1/f Corner
T. Zhang*1, H. Son*1, Y. Gao1, J. Lan1, C-H. Heng2
1Institute of Microelectronics, A*STAR, Singapore; 2National University of Singapore, Singapore
*Equally-Credited Authors (ECAs)

7:40 AM

28.6 A 22.6μW Biopotential Amplifier with Adaptive Common-Mode Interference Cancelation Achieving Total-CMRR of 104dB and CMI Tolerance of 15Vpp in 0.18μm CMOS
N. Koo1, H. Kim2, S. Cho1
1KAIST, Daejeon, Korea; 2Korea Aerospace Research Institute, Daejeon, Korea

7:48 AM

28.7 A 0.00378mm² Scalable Neural Recording Front-End for Fully Immersible Neural Probes Based on a Two-Step Incremental Delta-Sigma Converter with Extended Counting and Hardware Reuse
D. Wendler1, D. De Dorigo1, M. Amayreh1, A. Bleitner1, M. Marx1, Y. Manoli1,2
1University of Freiburg - IMTEK, Freiburg im Breisgau, Germany; 2Hahn-Schickard, Villingen-Schwenningen, Germany

7:56 AM

28.8 Multi-Modal Peripheral Nerve Active Probe and Microstimulator with On-Chip Dual-Coil Power/Data Transmission and 64 2nd-Order Opamp-Less ΔΣ ADCs
M. ElAnsary, J. Xu, J. Sales Filho, G. Dutta, L. Long, A. Shoukry, C. Tejeiro, C. Tang, E. Kilinc, J. Joshi, P. Sabetian, S. Unger, J. Zariffa, P. Yoo, R. Genov, University of Toronto, Toronto, Canada
Digital Circuits for Computing, Clocking and Power Management

Session Chair: Ping-Hsuan Hsieh, National Tsing Hua University, Hsinchu, Taiwan
Session Co-Chair: Mingoo Seok, Columbia University, New York, NY
Session Moderator: Keith Bowman, Qualcomm, Raleigh, NC

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

7:00 AM

29.1 A 40nm 64Kb 56.67TOPS/W Read-Disturb-Tolerant Compute-in-Memory/Digital RRAM Macro with Active-Feedback-Based Read and In-Situ Write Verification
J-H. Yoon1, M. Chang1, W-S. Khwa2, Y-D. Chih3, M-F. Chang3, A. Raychowdhury1
1Georgia Institute of Technology, Atlanta, GA
2TSMC Corporate Research, Hsinchu, Taiwan
3TSMC Design Technology, Hsinchu, Taiwan

7:08 AM

29.2 A 21×21 Dynamic-Precision Bit-Serial Computing Graph Accelerator for Solving Partial Differential Equations Using Finite Difference Method
J. Mu1, B. Kim1,2
1Nanyang Technological University, Singapore, Singapore; 2now with University of California, Santa Barbara, CA

7:16 AM

29.3 80ns Fast-Lock 0.4-to-6.5GHz Clock Generator with Self-Referenced Asynchronous Adaptive Droop Mitigation

7:24 AM

29.4 A Fractional-N Digital MDLL with Background Two-Point DTC Calibration Achieving -60dBc Fractional Spur
Q. Zhang1, S. Su1, C-R. Ho2, M. S-W. Chen1
1University of Southern California, Los Angeles, CA
2Inphi, Santa Clara, CA

7:32 AM

29.5 A 0.008mm² 1.5mW 0.625-to-200MHz Fractional Output Divider with 120fsrms Jitter Based on Replica-DTC-Free Background Calibration
C-Y. Lin, Y-T. Hung, T-J. Wang, T-H. Lin
National Taiwan University, Taipei, Taiwan

7:40 AM

29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm² Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS
Samsung Electronics, Hwaseong, Korea

7:48 AM

29.7 A Single-Inductor 4-Output SoC with Dynamic Droop Allocation and Adaptive Clocking for Enhanced Performance and Energy Efficiency in 65nm CMOS
C-H. Huang, X. Sun, Y. Chen, R. Pamula, A. Mandal, V. Sathe, University of Washington, Seattle, WA

7:56 AM

29.8 115nA@3V ULPMark-CP Score 1205 SCVR-Less Dynamic Voltage-Stacking Scheme for IoT MCU
X. Li1, Y. Xu1,2, L. Ren1, W. Ge1,2, J. Cai1, X. Liu1,2, J. Yang1,2
1Nanjing Low Power IC Technology Institute, Nanjing, China
2Southeast University, Nanjing, China
Non-Volatile Memory
Session Chair: Yasuhiko Taito, Renesas Electronics, Kodaira, Japan
Session Co-Chair: Violante Moschiano, Micron Semiconductor, Avezzano, Italy
Session Moderator: Shinichiro Shiratake, Kioxia, Yokohama, Japan

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
30.1 A 176-Stacked 512Gb 3b/Cell 3D-NAND Flash with 10.8Gb/mm² Density with a Peripheral Circuit Under Cell Array Architecture
SK hynix Semiconductor, Icheon, Korea

8:38 AM
30.2 A 1Tb 4b/Cell 144-Tier Floating-Gate 3D-NAND Flash Memory with 40MB/s Program Throughput and 13.8Gb/mm² Bit Density
A. Khakifirooz1, S. Balasubrahmanyam2, R. Fastow1, K. H. Gaewsky2, C. W. Ha1, R. Haque2, O. W. Jungroth2, S. Law1, A. S. Madraswala2, B. Ngo2, N. Prabhu V1, S. Rajwade1, K. Ramamurthi2, R. S. Shenoy1, J. Snyder1, C. Sun1, D. Thimmegowda1, B. M. Pathak2, P. Kalavade1
1Intel, Santa Clara, CA
2Intel, Folsom, CA

8:46 AM
30.3 A 512Gb 3b/Cell 7th-Generation 3D-NAND Flash Memory with 184MB/s Write Throughput and 2.0Gb/s Interface
Samsung Electronics, Seoul, Korea

8:54 AM
30.4 A 1Tb 3b/Cell 3D-Flash Memory in a 170+ Word-Line-Layer Technology
T. Higuchi1, T. Kodama1, K. Kato1, R. Fukuda1, N. Tokiwa1, M. Abe1, T. Takagiwa1, Y. Shimizu1, J. Musha1, K. Sakurai1, J. Sato1, T. Utsumi1, K. Yoneya1, Y. Suematsu1, T. Hashimoto1, T. Hioka1, K. Yanagidaira1, M. Kojima1, J. Matsuno1, K. Shiraishi1, K. Yamamoto1, S. Hayashi1, T. Hashiguchi1, K. Inuzuka1, A. Sugahara1, M. Honma1, K. Tsumoda1, K. Yamamoto1, T. Sugimoto1, T. Fujimura1, M. Kaneko1, H. Date1, O. Kobayashi1, T. Minamoto1, R. Tachibana1, I. Yamaguchi1, J. Lee2, V. Ramachandra2, S. Rajendra2, T. Tang2, S. Darne2, J. Lee2, J. LF2, T. Miwa2, R. Yamashita2, H. Sugawara2, N. Oukuma2, M. Kano2, H. MIZUOKI2, Y. KUNIYOSHI2, M. WATANABE2, K. AKIYAMA2, H. MORI2, A. ARIMIZU2, Y. KATANO2, M. EHAMA2, H. MAEJIMA2, K. HOSONO2, M. YOSHIIHARA1
1KIOXIA, Yokohama, Japan
2Western Digital, Milpitas, CA
Analog Techniques
Session Chair: Marco Berkhout, Goodix, Nijmegen, The Netherlands
Session Co-Chair: Drew A. Hall, University of California, San Diego, CA
Session Moderator: Jiawei Xu, Fudan University, Shanghai, China

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM
31.1 An 82mW ΔΣ-Based Filter-Less Class-D Headphone Amplifier with -93dB THD+N, 113dB SNR and 93% Efficiency
A. Matamura¹, N. Nishimura¹, P. Birdsong², A. Bandyopadhyay², A. Spier², M. Markova², S. Liu²
¹Analog Devices, Tokyo, Japan
²Analog Devices, Wilmington, MA

9:23 AM
31.2 A 0.9V 28MHz Dual-RC Frequency Reference with 5pJ/Cycle and ±200ppm Inaccuracy from -40°C to 85°C
W. Choi¹, J. A. Angevare², I. Park¹, K. A. A. Makinwa², Y. Chae¹
¹Yonsei University, Seoul, Korea
²Delft University of Technology, Delft, The Netherlands

9:31 AM
31.3 A 0.14mm² 16MHz CMOS RC Frequency Reference with a 1-Point Trimmed Inaccuracy of ±400ppm from −45°C to 85°C
H. Jiang, S. Pan, Ç. Gürleyük, K. A. A. Makinwa
Delft University of Technology, Delft, The Netherlands

9:39 AM
31.4 A Chopper-Stabilized Amplifier with -107dB IMD and 28dB Suppression of Chopper-Induced IMD
T. Rooijers¹, S. Karmakar¹, Y. Kusuda², J. H. Huijsing¹, K. A. A. Makinwa¹
¹Delft University of Technology, Delft, The Netherlands
²Analog Devices, San Jose, CA
Frequency Synthesizers

Session Chair: Wei Deng, Tsinghua University, Beijing, China
Session Co-Chair: Jaehyouk Choi, KAIST, Daejeon, Korea
Session Moderator: Wanghua Wu, Samsung, San Jose, CA

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
32.1 A 365fsrms-Jitter and −63dBc-Fractional Spur 5.3GHz-Ring-DCO-Based Fractional-N DPLL Using a DTC Second/Third-Order Nonlinearity Cancelation and a Probability-Density-Shaping ΔΣM
H. Park*, 1, C. Hwang*, 1, T. Seong*1, Y. Lee1, J. Choi1
1KAIST, Daejeon, Korea; 2Ulsan National Institute of Science and Technology, Ulsan, Korea
3Samsung Electronics, Hwaseong, Korea; *Equally-Credited Authors (ECAs)

8:38 AM
32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels
W. Wu1, C-W. Yao1, C. Guo1, P-Y. Chiang1, P-K. Lau1, L. Chen1, S. W. Son1, T. B. Cho2
1Samsung Semiconductor, San Jose, CA; 2Samsung Electronics, Hwaseong, Korea

8:46 AM
32.3 A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter
M. Mercandelli*, 1, A. Santiccioli*, 1, S. M. Dartizio*, 1, A. Shehata1, F. Tesolìn1, S. Karman1, L. Bertulessi1, F. Buccoleri1, L. Avallone2, A. Parisi2, A. L. Lacaia2, M. P. Kennedy3, C. Samori3, S. Levantino3
1Politecnico di Milano, Milan, Italy; 2University College Dublin, Dublin, Ireland; *Equally-Credited Authors (ECAs)

8:54 AM
32.4 A 104fsrms-Jitter and −61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique
J. Kim*, 1, Y. Jo*, 1, Y. Lim*, 1, T. Seong1, H. Park1, S. Yoo1, Y. Lee1, S. Choi1, J. Choi1
1KAIST, Daejeon, Korea; 2Ulsan National Institute of Science and Technology, Ulsan, Korea
3Samsung Electronics, Hwaseong, Korea; *Equally-Credited Authors (ECAs)

9:02 AM
32.5 A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms Frequency Error Under 3.2GHz Chirp Bandwidth and 320MHz/μs Slope
Z. Shen1, H. Jiang1, F. Yang1, Y. Wang2, Z. Zhang1, J. Liu1, H. Liao1
1Peking University, Beijing, China; 2University of British Columbia, Vancouver, BC, Canada

9:10 AM
32.6 A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fsrms Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS
E. Thaller1, R. Levinger2, E. Shumaker3, A. Farber3, S. Bershansky2, N. Geron2, A. Ravi2, R. Banin2, J. Kadry3, G. Horovitz2, C. Krassnitzer1, C. Duller1, P. Torta1, M. Elzinga2, K. Azadef3
1Intel, Villach, Austria; 2Intel, Israel, Israel; 3Intel, Hillsboro, OR; 4Intel, Folsom, CA; 5Intel, Santa Clara, CA

9:14 AM
32.7 A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth
J. Qiu, Z. Sun, B. Liu, W. Wang, D. Xu, H. Herdian, H. Huang, Y. Zhang, Y. Wang, A. Shirane, K. Okada
Tokyo Institute of Technology, Tokyo, Japan

9:22 AM
32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays
A. Santiccioli*, 1, M. Mercandelli*, 1, S. M. Dartizio*, 1, F. Tesolìn1, S. Karman1, A. Shehata1, L. Bertulessi1, F. Buccoleri1, L. Avallone2, A. Parisi2, D. Cherniak2, A. L. Lacaia2, M. P. Kennedy3, C. Samori3, S. Levantino3
1Politecnico di Milano, Milano, Italy; 2University College Dublin, Dublin, Ireland; 3Infineon Technologies, Villach, Austria
*Equally-Credited Authors (ECAs)
33.1  A Fully Integrated GaN-on-Silicon Gate Driver and GaN Switch with Temperature-compensated Fast Turn-on Technique for Improving Reliability
H-Y. Chen¹, Y-Y. Kao¹, Z-Q. Zhang¹, C-H. Liao¹, H-Y. Yang¹, M-S. Hsu¹, K-H. Chen¹, Y-H. Lin², S-R. Lin², T-Y. Tsai²
¹National Chiao Tung University, Hsinchu, Taiwan; ²Realtek Semiconductor, Hsinchu, Taiwan

33.2  A 600V GaN Active Gate Driver with Dynamic Feedback Delay Compensation Technique Achieving 22.5% Turn-On Energy Saving
J. Zhu¹, D. Yan¹, S. Yu¹, W. Sun¹, G. Shi¹, S. Liu¹, S. Zhang²
¹Southeast University, Nanjing, China; ²Central Semiconductor Manufacturing Corporation, Wuxi, China

33.3  An Automotive-Use 2MHz 100VOUT Flicker-Free Frequency-Modulated GaN-Based Buck-Boost LED Driver Achieving Bootstrap Charge Balancing and 16.8dBpV Radiated EMI Noise Reduction
X. Ke¹, W. C. Liu¹, M. K. Song¹, J. Xue¹, C. Zheng¹, K. Liu², Y. Leng², M. Chen¹
¹Analog Devices, Santa Clara, CA; ²Analog Devices, Hangzhou, China

33.4  An 8A 998A/inch³ 90.2% Peak Efficiency 48V-to-1V DC-DC Converter Adopting On-Chip Switch and GaN Hybrid Power Conversion
X. Yang, H. Cao, C. Xue, L. He, Z. Tan, M. Zhao, Y. Ding, W. Li, W. Qu, Zhejiang University, Hangzhou, China

33.5  A 1.25W 46.5%-Peak-Efficiency Transformer-in-Package Isolated DC-DC Converter Using Glass-Based Fan-Out Wafer-Level Packaging Achieving 50mW/mm² Power Density
D. Pan¹, G. Li¹, F. Miao¹, B. Deng¹, J. Wei¹, D. Yu², M. Liu³, L. Cheng¹
¹University of Science and Technology of China, Hefei, China; ²Xiamen University, Xiamen, China
³Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China

33.6  A Wireless Power Transfer System with Up-to-20% Light-Load Efficiency Enhancement and Instant Dynamic Response by Fully Integrated Wireless Hysteretic Control for Bioimplants
J. Tang, L. Zhao, C. Huang, Iowa State University, Ames, IA

33.7  A Frequency-Splitting-Based Wireless Power and Data Transfer IC for Neural Prostheses with Simultaneous 115mW Power and 2.5Mb/s Forward Data Delivery
Y. Park¹, S-T. Koh¹, J. Lee², H. Kim³, J. Choi¹, S. Ha³, C. Kim¹, M. Je¹
¹KAIST, Daejeon, Korea; ²Samsung Electronics, Hwaseong, Korea
³New York University Abu Dhabi, Abu Dhabi, United Arab Emirates

33.8  A Decentralized Daisy-Chain-Controlled Switched-Capacitor Driver for Microrobotic Actuators with 10x Power-Reduction Factor and Over 300V Drive Voltage
Y. Li, B. L. Dobbins, J. T. Stauth, Dartmouth College, Hanover, NH

33.9  A Hybrid Switching Supply Modulator Achieving 130MHz Envelope-Tracking Bandwidth and 10W Output Power for 2G/3G/LTE/NR RF Power Amplifiers
D. Kim, J-S. Bang, J. Baek, S. Park, Y-H. Jung, J. Han, I-H. Kim, S-Y. Jung, T. Nomiyama, J-S. Paek, J. Lee, T. B. Cho
Samsung Electronics, Hwasung, Korea
Emerging Imaging Solutions
Session Chair: Kazuko Nishimura, Panasonic, Moriguchi, Japan
Session Co-Chair: Johan Vanderhaegen, Google, Mountain View, CA
Session Moderator: Matteo Perenzoni, Fondazione Bruno Kessler (FBK), Trento, Italy

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
34.1 An 8960-Element Ultrasound-on-Chip for Point-of-Care Ultrasound
N. Sanchez*1, K. Chen*1, C. Chen1, D. McMahl1, S. Hwang1, J. Lutsky1, J. Yang1, L. Bao1; L. K. Chiu1,
G. Peyton1, H. Soleimani1, B. Ryan1, J. Petrus1, Y-J. Kook1, T. S. Ralston1, K. G. Fife2, J. M. Rothberg2
1Butterfly Network, Guilford, CT
2Catalyzer, Guilford, CT
*Equally-Credited Authors (ECAs)

8:38 AM
34.2 A 21pJ/frame/pixel Imager and 34pJ/frame/pixel Image Processor for a Low-Vision Augmented-
Reality Smart Contact Lens
R. Singh, S. Bailey, P. Chang, A. Olyaei, M. Hekmat, R. Winoto
Mojo Vision, Saratoga, CA

8:46 AM
34.3 A 32×32 Pixel 0.46-to-0.75THz Light-Field Camera SoC in 0.13μm CMOS
R. Jain, P. Hillger, J. Grzyb, E. Ashna, V. Jagtap, R. Zatta, U. R. Pfeiffer
University of Wuppertal, Wuppertal, Germany

8:54 AM
34.4 An Energy-Replenishing Ultrasound Pulser with 0.25CV2f Dynamic Power Consumption
J. Choi1, Y. Park1, J. B. Oh2, J-Y. Kim2, J. Y. Hwang2, S. Ha2, C. Kim2, M. Je1
1KAIST, Daejeon, Korea
2Endolfin, Anyang, Korea
3Daegu Catholic University Medical Center, Daegu, Korea
4Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea
5New York University Abu Dhabi, Abu Dhabi, United Arab Emirates
Adaptive Digital Techniques for Variation Tolerant Systems

Session Chair: Arijit Raychowdhury, Georgia Institute of Technology, Atlanta, GA
Session Co-Chair: Mijung Noh, Samsung Electronics, Hwaseong, Korea
Session Moderator: Keith Bowman, Qualcomm, Raleigh, NC

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

8:30 AM
35.1 An Octa-Core 2.8/2GHz Dual-Gear Sensor-Assisted High-Speed and Power-Efficient CPU in 7nm FinFET 5G Smartphone SoC
MediaTek, Hsinchu, Taiwan

8:38 AM
35.2 A 0.021mm² PVT-Aware Digital-Flow-Compatible Adaptive Back-Biasing Regulator with Scalable Drivers Achieving 450% Frequency Boosting and 30% Power Reduction in 22nm FDSOI Technology
Y. Moursy¹, T. Raupp Da Rosa¹, L. Jure¹, A. Quelen², S. Genevey¹, L. Pierrefeu¹, E. Grand¹, J. Winkler³, J. Park⁴, G. Pillonnet², V. Huard¹, A. Bonzo¹, P. Flatresse¹
¹Dolphin Design, Meylan, France
²CEA-Léti, Grenoble, France
³Globalfoundries, Dresden, Germany
⁴Globalfoundries, Santa Clara, CA

8:46 AM
35.3 Thread-Level Power Management for a Current- and Temperature-Limiting System in a 7nm Hexagon™ Processor
V. K. Kalyanam¹, E. Mahurin¹, K. Bowman², S. Venkumahanti¹
¹Qualcomm, Austin, TX
²Qualcomm, Raleigh, NC
Hardware Security

Session Chair: Hirofumi Shinohara, Waseda University, Fukuoka, Japan
Session Co-Chair: Massimo Alioto, National University of Singapore, Singapore, Singapore
Session Moderator: Ingrid Verbauwhede, KU Leuven, Leuven, Belgium

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST.
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

9:15 AM
36.1 Unified In-Memory Dynamic TRNG and Multi-Bit Static PUF Entropy Generation for Ubiquitous Hardware Security
S. Taneja, V. Konandur Rajanna, M. Alioto
National University of Singapore, Singapore, Singapore

9:23 AM
36.2 An EM/Power SCA-Resilient AES-256 with Synthesizable Signature Attenuation Using Digital-Friendly Current Source and RO-Bleed-Based Integrated Local Feedback and Global Switched-Mode Control
A. Ghosh¹, D. Das¹, J. Danial¹, V. De², S. Ghosh², S. Sen¹
¹Purdue University, West Lafayette, IN
²Intel, Hillsboro, OR

9:31 AM
36.3 A Modeling Attack Resilient Strong PUF with Feedback-SPN Structure Having <0.73% Bit Error Rate Through In-Cell Hot-Carrier Injection Burn-In
Waseda University, Kitakyushu, Japan

9:39 AM
36.4 A Physically Unclonable Function Combining a Process Mismatch Amplifier in an Oscillator Collapse Topology
J. Park, J-Y. Sim
Pohang University of Science and Technology, Pohang, Korea

9:43 AM
36.5 An Automatic Self-Checking and Healing Physically Unclonable Function (PUF) with <3×10⁻⁸ Bit Error Rate
Y. He*, D. Li*, Z. Yu, K. Yang
Rice University, Houston, TX
*Equally-Credited Authors (ECAs)
Special Events will be recorded and recordings will be available after the live sessions until March 31, 2021.

Live Panel and Q&A
7:00 – 8:00 am
Special Event:
What Technologies Will Shape the Future of Computing?

Organizers: Hugh Mair, MediaTek, Austin, TX
Shinichiro Shiratake, Kioxia, Yokohama, Japan
Eric Karl, Intel, Hillsboro, OR
Thomas Burd, AMD, Santa Clara, CA
Jonathan Chang, TSMC, Hsinchu, Taiwan

Moderator: Hugh Mair, MediaTek, Austin, TX

General-purpose computing has derived performance gains from clock frequency and instructions-per-clock for over four decades; achieving an impressive $10^5$ performance increase over the same timeframe. With the future of the traditional computing roadmap in doubt, this event will discuss what other technologies could help shape the future of computing.

How much further can we push traditional CPU micro-architectures? Will 3D integration help extend the traditional roadmap for another decade? Will dedicated accelerators become mainstream alternatives for everyday computing tasks? Can memory materials or architectures provide a performance breakthrough for traditional architectures and what if error-free memory is no longer a constraint?

Panelists: Debbie Marr, Intel, Hillsboro, OR
Samuel Nafziger, AMD, Fort Collins, CO
Henk Corporaal, Eindhoven University, Netherlands
Ken Takeuchi, University of Tokyo, Japan
Naresh Shanbhag, University of Illinois, Urbana-Champaign, IL

Live Panel and Q&A
7:00 – 8:00 am
Special Event:
Going Remote: Challenges and Opportunities to Remote Learning, Work, and Collaboration

Organizers: Alicia Klinefelter, NVIDIA, Durham, NC
Huichu Liu, Facebook, Menlo Park, CA
Luca Benini, ETH Zürich, Zürich, Switzerland
Yvain Thonnart, CEA-List, Grenoble, France
Keith Bowman, Qualcomm, Raleigh, NC

Moderator: Alicia Klinefelter, NVIDIA, Durham, NC

For years there has been a call to increase remote work, conferencing, and education. Although many companies have geographically distributed teams and students have moved to online instruction, remote working and learning has yet to become the norm despite the available technology and resources. Remote work and education provide positive environmental benefits as well as improved work-life integration and flexibility. Today, key challenges include effective communication, laboratories, isolation, and privacy. Being at the forefront of innovation, our community often leads technology adoption. In this special event, we explore how to shape the inevitable shift to more distributed and remote styles of working and learning.

Panelists: Kathy Wilcox, AMD, Boxborough, MA
David Bol, UCLouvain, Louvain-la-Neuve, Belgium
Alvin Loke, NXP Semiconductors, San Diego, CA
Ofer Shacham, Facebook, Menlo Park, CA
2.2 High-Performance and Small Form-Factor mm-Wave CMOS Radars for Automotive and Industrial Sensing in 76-to-81GHz and 57-to-64GHz Bands

2.3 SOLI: A Tiny Device for a New HMI Interface

4.5 BioAIP: A Reconfigurable Biomedical AI Processor with Adaptive Learning for Versatile Intelligent Health Monitoring

4.6 A 144Kb Annealing System Composed of 9×16Kb Annealing Processor Chips with Scalable Chip-to-Chip Connections for Large-Scale Combinatorial Optimization Problems

6.6 Full-Duplex Receiver with Wideband Multi-Domain FIR Cancellation Based on Stacked-Capacitor, N-Path Switched-Capacitor Delay Lines Achieving >54dB SIC Across 80MHz BW and >15dBm TX Power-Handling

7.1 A 4-tap 3.5μm 1.2Mpixel Indirect Time-of-Flight CMOS Image Sensor with Peak Current Mitigation and Multi-User Interference Cancellation

7.3 A 189×600 Back-Illuminated Stacked SPAD Direct Time-of-Flight Depth Sensor for Automotive LiDAR Systems

7.7 A 0.2-to-3.6TOPS/W Programmable Convolutional Imager SoC with In-Sensor Current-Domain Ternary-Weighted MAC Operations for Feature Extraction and Region-of-Interest Detection

7.8 A 1-inch 17Mpixel 1000fps Block-Controlled Coded-Exposure Back-Illuminated Stacked CMOS Image Sensor for Computational Imaging and Adaptive Dynamic Range Control

8.1 A 224Gb/s DAC-Based PAM-4 Transmitter with 8-Tap FFE in 10nm CMOS

8.3 An 8b DAC-Based SST TX Using Metal Gate Resistors with 1.4pJ/b Efficiency at 112Gb/s PAM-4 and 8-Tap FFE in 7nm CMOS

8.5 A Scalable Adaptive ADC/DSP-Based 1.25-to-56Gbps/112Gbps High-Speed Transceiver Architecture Using Decision-Directed MMSE CDR in 16nm and 7nm

9.7 A 184μW Real-Time Hand-Gesture Recognition System with Hybrid Tiny Classifiers for Smart Wearable Devices


10.1 A 116μW 104.4dB-DR 100.6dB-SNDR CT ΔΣ Audio ADC Using Tri-Level Current-Steering DAC with Gate-Leakage Compensated Off-Transistor-Based Bias Noise Filter

10.6 A 12b 16GS/s RF-Sampling Capacitive DAC for Multi-Band Soft-Radio Base-Station Applications with On-Chip Transmission-Line Matching Network in 16nm FinFET

17.1 A Two-Stage Cascaded Hybrid Switched-Capacitor DC-DC Converter with 96.9% Peak Efficiency Tolerating 0.6V/μs Input Slew Rate During Startup

17.2 A Masterless Fault-Tolerant Hybrid Dickson Converter with 95.3% Peak Efficiency 20V-to-60V Input and 3.3V Output for 48V Multi-Phase Automotive Applications

17.3 A 1.25GHz Fully Integrated DC-DC Converter Using Electromagnetically Coupled Class-D LC Oscillators

18.2 CMOS-Driven Pneumatic-Free Scalable Microfluidics and Fluid Processing with Label-Free Cellular and Bio-Molecular Sensing Capability for an End-to-End Point-of-Care System

19.1 Optical Phased-Array FMCW LiDAR with On-Chip Calibration

23.1 270-to-300GHz Double-Balanced Parametric Upconverter Using Asymmetric MOS Varactors and a Power-Splitting-Transformer Hybrid in 65nm CMOS

23.3 A 605GHz 0.84mW Harmonic Injection-Locked Receiver Achieving 2.3pW/Hz NEP in 28nm CMOS

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

26.1 A 26-to-60GHz Continuous Coupler-Doherty Linear Power Amplifier for Over-An-Octave Back-Off Efficiency Enhancement
DEMO SESSION 2

On Demand Content will be available on Friday, February 5, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both on-demand content and recorded live Q&A content will be available until March 31, 2021.

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Friday, February 19th from 8:15 - 9:15 am. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2021, as noted by the symbol DS2.

1. A 1.5μW 0.135pJ-%RH CMOS Humidity Sensor Using Adaptive Range-Shift Zoom CDC and Power-Aware Floating Inverter Amplifier Array

2. A 40nm 4.81TLOPS/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree


4. A 480Gb/s/mm 1.7pJ/b Short-Reach Wireline Transceiver Using Single-Ended NRZ for Die-to-Die Applications

5. A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65nm with 7b Phase Interpolators for High-Speed Data Links

6. Improving the Range of WiFi Backscatter Via a Passive Retro-Reflective Single-Side-Band-Modulating MIMO Array and Non-Absorbing Termination

7. A 6- to 8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology

8. A 3- to 10GHz 180pJ/b IEEE802.15.4z/4a IR-UWB Coherent Polar Transmitter in 28nm CMOS with Asynchronous Amplitude Pulse-Shaping and Injection-Locked Phase Modulation

9. A 0.75- to 1GHz Passive Wideband Noise-Cancelling 171μW Wake-Up RX and 440μW Primary RX FE with -86dBm/10kb/s Sensitivity, 35dB SIR and 3.8dB RX NF

10. An Integrated 2.4GHz -91.5dBm-SensitivityWithin-Packet Duty-Cycled Wake-Up Receiver Achieving 2pW at 100ms Latency

11. THz Prism: One-Shot Simultaneous Multi-Node Angular Localization Using Spectrum-to-Space Mapping with 360- to 400GHz Broadband Transceiver and Dual-Port Integrated Leaky-Wave Antennas

12. A 0.42THz Coherent TX-RX System Achieving 10dBm EIRP and 27dB NF in 40nm CMOS for Phase-Contrast Imaging


14. A 0.6V/0.9V 26.6- to 119.3μW ΔΣ-Based Bio-Impedance Readout IC with 101.9dB SNR and <0.1Hz 1/f Corner

15. A 22.6μW Biopotential Amplifier with Adaptive Common-Mode Interference Cancelation Achieving Total-CMRR of 104dB and CMI Tolerance of 15Vpp in 0.18μm CMOS

16. 115nA@3V ULPMark-CP Score 1205 SCVR-Less Dynamic Voltage-Stacking Scheme for IoT MCU

17. A 600V GaN Active Gate Driver with Dynamic Feedback Delay Compensation Technique Achieving 22.5% Turn-On Energy Saving

18. A 1.25W 46.5%-Peak-Efficiency Transformer-in-Package Isolated DC-DC Converter Using Glass-Based Fan-Out Wafer-Level Packaging Achieving 50mW/mm² Power Density

19. A Decentralized Daisy-Chain-Controlled Switched-Capacitor Driver for Microrobotic Actuators with 10x Power-Reduction Factor and Over 300V Drive Voltage

20. Unified In-Memory Dynamic TRNG and Multi-Bit Static PUF Entropy Generation for Ubiquitous Hardware Security

Live Panel and Q&A - 8:15 – 9:15 am

Special Event:
Favorite Circuit Design and Testing Mistakes of Starting Engineers

Organizers: Ramesh Harjani, University of Minnesota, Minneapolis, MN
Mike Chen, University of Southern California, Los Angeles, LA
Marco Berkhout, Goodix Technology, Nijmegen, The Netherlands
Johan Vanderhaegen, Google, Mountain View, CA

Moderator: Ramesh Harjani, University of Minnesota, Minneapolis, MN

This special event will focus on typical mistakes that all starting graduate students seem to make when they first start designing circuits. Many of these errors are simple and easily avoided if only they are pre-warned. These errors show up at different phases of design, simulation, layout and testing. Renowned speakers will share their experience and provide examples of their own mistakes!

Panelists: Thomas H. Lee, Stanford University, Palo Alto, CA
David Allstot, Oregon State University, Corvalis, OR
Katheleen Philips, IMEC, Antwerp, Belgium
Howard C. Luong, HKUST, Kowloon, Hong Kong, China
Vadim Ivanov, Texas Instruments, Tucson, AZ

Live Presentations and Q&A - 8:15 – 9:25 am

Special Event:
ICs in PandemICs

Organizers: Negar Reiskarimian, MIT, Cambridge, MA
Zeynep Toprak-Deniz, IBM, Yorktown Heights, NY

Co-Organizers: Kathy Wilcox, AMD, Boxborough, MA
Alice Wang, Everactive, Santa Clara, CA
Jane Gu, University of California, Davis, CA
Ulkuhan Guler, Worcester Polytechnic Institute, Worcester, MA
Yaoyao Jia, NC State University, Raleigh, NC
Alicia Klinefelter, Nvidia, Durham, NC
Rikky Muller, University of California, Berkeley, Berkeley, CA
Farhana Sheikh, Intel, Hillsboro, OR
Yildiz Sinangil, Apple, Bay Area, SF
Trudy Stetzler, Halliburton, Houston, TX
Vivienne Sze, MIT, Cambridge, MA
Rabia Yazicigil, Boston University, Boston, MA
Deeksha Lal, Anokiwave, Billerica, MA
Dina Reda El-Damak, University of Science and Technology, Zewail City, Egypt

Moderator: Ulkuhan Guler, Worcester Polytechnic Institute, Worcester, MA
The COVID-19 pandemic has imposed a powerful test across the globe. As the current pandemic unfolds, revolutionary social and economic changes have accelerated that would otherwise have taken decades to materialize, especially the digital transformation enabling virtual presence. The IC industry continues to forge ahead, providing the building blocks for innovations that improve the economic and social prosperity of the world. From smarter robots to automation, from connected medical devices to AI-driven data analytics, cost-effective, secure, portable and high-accuracy IC technology is already in place. This evening event brings together experts from industry and academia in cloud-connected biosensors, advance algorithms and artificial intelligence (AI) to discuss our preparedness to combat the spread of infectious diseases now and in the future. The talks will feature recent work on accelerated drug discovery, enhanced contact tracing, continuous remote patient monitoring and data analysis with related security and privacy concerns.

Distinguished Speakers

8:15 - 8:35 AM

Accelerating Innovation with Confidence: A Look at Cloud Security (All the Way Down to the Transistors!)
Hillery Hunter
CTO of IBM Cloud, IBM

8:35 - 8:55 AM

Building a Time Machine for Drug Discovery and Healthcare Research
Prerna Dogra
Senior Product Manager – AI for Healthcare, Nvidia

Invited Talks

8:55 - 9:10 AM

AI-Enhanced Neural Prostheses
Mahsa Shoaran
Assistant Professor of Electrical Engineering, Center for Neuroprosthetics, EPFL

9:10 - 9:25 AM

Pandemics - An opportunity for biomedical IC?
Milin Zhang
Assistant Professor, Department of Electronic Engineering, Tsinghua University
Live panels and Q&A will be scheduled according to the following program. Special Events will be recorded and recordings will be available after the live sessions until March 31, 2021.

Live Panel and Q&A - 7:00 am
Special Event:
Making a Career Choice

This interactive event will include several distinguished panelists representing a broad variety of career choices in the areas of start-ups, industry, research, and academia available to graduates in electrical and computer engineering. Following short introductory remarks by each panelist, this forum will open for audience interaction in which the audience is invited to express a broad range of questions to the panelists.

Moderators: Denis Daly, Apple, Cambridge, MA
Zeynep Lulec, Analog Devices, Canada
Rabia Tugce Yazicigil, Boston University, Boston, MA

Panelists: Alison Burdett, Sensium Healthcare, UK
Rituparna Mandal, MediaTek, India
Matheus Moreira, Chronos Tech, CA
Dante Muratore, Stanford, CA
Aisha Walcott-Bryant, IBM, Kenya
Seng-Pang (Ben) U, Synopsys Macau & University of Macau
Live Presentations and Q&A - 8:15 am
Special Event:
Student Research Preview (SRP)

Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of approximately 14 ninety-second presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research.

Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in two theme sections: Analog/RF Circuits & Systems; Digital & Machine Learning.

The Student Research Preview will include an inspirational lecture by Dr. Jennifer Lloyd. The SRP is open to all ISSCC registrants.

SRP ORGANIZING COMMITTEE

Co-Chair: Denis Daly, Apple
Co-Chair: Jerald Yoo, National University of Singapore, Singapore
Advisor: Anantha Chandrakasan, MIT
Advisor: Kevin Zhang, TSMC
Advisor: Jan Van der Spiegel, University of Pennsylvania
Media/Publications: Laura Fujino, University of Toronto
A/V: Trudy Stetzler, Halliburton, Houston, TX

COMMITTEE MEMBERS

Masoud Babaie Delft University of Technology, Netherlands
Hsin-Shu Chen National Taiwan University, Taiwan
Po-Hung Chen National Chiao Tung University, Taiwan
Hayun Chung Korea University, Korea
Denis Daly Apple, MA
Zeynep Deniz IBM, NY
Dina El-Damak Zewail City of Science at Technology, Egypt
Hao Gao Eindhoven University of Technology, Netherlands
Minkyu Je KAIST, Korea
Matthias Kuhl Hamburg University of Technology, Germany
Seulki Lee IMEC-NL, Netherlands
Yoonmyung Lee SungKyunKwan University, Korea
Shih-Chii Liu University of Zurich/ETH Zurich, Switzerland
Carolina Mora Lopez imec, Belgium
Negar Reiskarimian MIT, MA
Jae-sun Seo Arizona State University, AZ
Atsushi Shirane Tokyo Institute of Technology, Japan
Yildiz Sinangil Apple, CA
Mahmut Sinangil TSMC, CA
Filip Tavernier KU Leuven, Belgium
Chia-Hsiang Yang National Taiwan University, Taiwan
Lita Yang Microsoft, CA
Rabia Tugce Yazicigil Boston University, MA
Jerald Yoo National University of Singapore, Singapore
Samira Zaliasl Ferric, NY
Milin Zhang Tsinghua University, China
Yan Zhu University of Macau, China
ML is being deployed in an increasing range of applications and platforms. In the early days of the “Cambrian explosion” of ML processors, simple metrics have been adopted for comparison and benchmarking, such as TOPS/W and TOPS/mm² for performance on specific networks. In reality, a number of factors impact actual application performance, ranging from hardware utilization (e.g. the stated peak TOPS are often not achieved due to idle MAC units), to number-format/precision requirements, model transformation, pre/post-processing computations, etc. With a focus on full-stack system performance, this forum discusses hardware and software challenges in designing and deploying ML acceleration platforms from the edge to the cloud.
F2: Pushing the Frontiers in Accuracy for Data Converters and Analog Circuits

Organizer: Youngcheol Chae, Yonsei University, Seoul, Korea
Co-Organizer: Yun-Shiang Shu, MediaTek, Hsinchu, Taiwan
Committee: Jens Anders, University of Stuttgart, Stuttgart, Germany
Viola Schaffer, Texas Instruments, Tucson, AZ
Takashi Oshima, Hitachi, Tokyo, Japan
Marco Corsi, Texas Instruments, Dallas, TX

New applications continue to arise in which the limits of conventional approaches are no longer sufficient and so must be expanded. Over the last decade, the accuracy of analog circuits and data converters has been improved by several orders of magnitude. However, there is still room for improvement with new and creative circuit techniques. This forum covers the advances in analog circuits and data converters with a focus on the ultimately achievable accuracy.

On Demand Content will be available on Friday, February 12, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Youngcheol Chae, Yonsei University, Seoul, Korea</td>
</tr>
<tr>
<td>7:15 AM</td>
<td>Fundamental Challenges in Analog Circuit Design</td>
</tr>
<tr>
<td></td>
<td>Bernhard Boser, University of California, Berkeley, Berkeley, CA</td>
</tr>
<tr>
<td>7:30 AM</td>
<td>Designing High-Accuracy Bandgap Voltage References</td>
</tr>
<tr>
<td></td>
<td>Vadim Ivanov, Texas Instruments, Tucson, AZ</td>
</tr>
<tr>
<td>7:45 AM</td>
<td>Precision MEMS-Based Frequency References</td>
</tr>
<tr>
<td></td>
<td>Kamran Souri, SiTime, Delft, The Netherlands</td>
</tr>
<tr>
<td>8:00 AM</td>
<td>Circuit techniques for mechanical stress compensation</td>
</tr>
<tr>
<td></td>
<td>Mario Motz, Infineon Technologies AG, Villach, Austria</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Precision Amplifiers: the Past and the Future</td>
</tr>
<tr>
<td></td>
<td>Qinwen Fan, TU Delft, Delft, The Netherlands</td>
</tr>
<tr>
<td>8:30 AM</td>
<td>Digital to Analog Converters with High Linearity and Dynamic Range</td>
</tr>
<tr>
<td></td>
<td>Ayman Shabra, MediaTek, Woburn, MA</td>
</tr>
<tr>
<td>8:45 AM</td>
<td>Architectural and Design Challenges in High-Resolution Continuous-Time</td>
</tr>
<tr>
<td></td>
<td>Delta-Sigma Data Converters</td>
</tr>
<tr>
<td></td>
<td>Shanthi Pavan, IIT Madras, Chennai, India</td>
</tr>
<tr>
<td>9:00 AM</td>
<td>Highly-Linear Nyquist-Rate Data Converters</td>
</tr>
<tr>
<td></td>
<td>Jesper Steensgaard, Analog Devices, Camas, WA</td>
</tr>
</tbody>
</table>
F3: Silicon Technologies in the Fight Against Pandemics
– from Point of Care to Computational Epidemiology

Organizer: Nick Van Helleputte, imec, Leuven, Belgium

Co-Organizers: Arijit Raychowdhury, Georgia Institute of Technology, Atlanta, GA
Ping-Hsuan Hsieh, National Tsing Hua University, Hsinchu, Taiwan
Jun Deguchi, Kioxia, Kawasaki, Japan
Matteo Perenzoni, Fondazione Bruno Kessler, Trento, Italy
Esther Rodriguez-Villegas, Imperial College London, London, United Kingdom

Committee: Long Yan, Samsung Electronics, Hwaseong, Korea
Andrea Cathelin, STMicroelectronics, Crolles, France
Keith Bowman, Qualcomm, Raleigh, NC
Chris Van Hoof, imec, Leuven, Belgium

COVID-19 resulted in massive human casualties and an economic collapse across the globe. To prepare for the future, this Forum introduces the key challenges with detection and prevention of pandemics and highlights some potential opportunities for employing silicon technologies to quickly diagnose, treat, and prevent diseases. IC technologies that enable point-of-care diagnostics, continuous health monitoring, and lab-on-chip RNA detection continue to revolutionize healthcare. Further, high-performance computing (HPC) accelerates drug discovery, vaccine development, as well as real-time tracking of the spread of diseases and their socio-economic impacts. This Forum will address a wide spectrum of topics at the intersection of circuit/system design and bio-engineering.

On Demand Content will be available on Friday, February 12, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Nick Van Helleputte, imec, Leuven, Belgium</td>
</tr>
<tr>
<td>7:15 AM</td>
<td>Silicon for Pandemics: The Role of Point-of-Care Diagnostics in COVID-19 and the Future</td>
</tr>
<tr>
<td></td>
<td>Jennifer Lloyd, Analog Devices, Santa Clara, CA</td>
</tr>
<tr>
<td>7:30 AM</td>
<td>Single-Molecular Bioelectronics</td>
</tr>
<tr>
<td></td>
<td>Kenneth Shepard, Columbia University, New York, NY</td>
</tr>
<tr>
<td>7:45 AM</td>
<td>Analyze the Patient, Engineer the Therapy</td>
</tr>
<tr>
<td></td>
<td>Liesbet Lagae, imec, Leuven, Belgium</td>
</tr>
<tr>
<td>8:00 AM</td>
<td>CMOS Ion-Sensing Arrays Enabling Rapid Diagnostics and Surveillance for Infectious Diseases: Addressing COVID-19</td>
</tr>
<tr>
<td></td>
<td>Pantelis Georgiou, Imperial College London, United Kingdom</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Analog Front-End Design Techniques for Robust Health Monitoring and Biosensing</td>
</tr>
<tr>
<td></td>
<td>Minkyu Je, KAIST, Daejeon, Korea</td>
</tr>
<tr>
<td>8:30 AM</td>
<td>Cardiovascular Disease Detection, Analysis, and Evaluation System-On-Chip and Platform</td>
</tr>
<tr>
<td></td>
<td>Shuenn-Yuh Lee, National Cheng Kung University, Tainan, Taiwan</td>
</tr>
<tr>
<td>8:45 AM</td>
<td>AI/ML-Aided Diagnosis of Biomarkers</td>
</tr>
<tr>
<td></td>
<td>Bruno Michel, IBM Research, Zurich, Switzerland</td>
</tr>
<tr>
<td>9:00 AM</td>
<td>Towards Scalable Real-Time Computational Epidemiology to Support COVID-19 Response</td>
</tr>
<tr>
<td></td>
<td>Madhav Marathe, University of Virginia, Charlottesville, Virginia, VA</td>
</tr>
</tbody>
</table>
**F4: Electronics for a Quantum World**

**Organizers:** Edoardo Charbon, EPFL, Neuchâtel, Switzerland  
Alicia Klinefelter, NVIDIA, Durham, NC

**Committee:** Massimo Alioto, National University of Singapore, Singapore  
Yao-Hong Liu, IMEC, Eindhoven, Netherlands  
Munehiko Nagatani, NTT, Atsugi, Japan  
Arijit Raychowdhury, Georgia Institute of Technology, Atlanta, GA  
Andreia Cathelin, STMicroelectronics, Crolles, France  
Boris Murmann, Stanford University, Stanford, CA

We have seen an emergence of quantum-computing activity in recent years from an uptick of startups to investments at established companies. Yet, there is more to quantum systems than simply computing. In fact, quantum systems by themselves do not work, and classical electronics are needed to interface with quantum devices.

In this forum, we look at electronics, in particular CMOS electronics, for use in combination with quantum devices from the designer’s perspective. We explore these systems from specifications to testing, often at cryogenic temperatures, and discuss recent successes and future trends.

---

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td><strong>Introduction</strong></td>
</tr>
<tr>
<td></td>
<td>Edoardo Charbon, EPFL, Neuchâtel, Switzerland</td>
</tr>
<tr>
<td>7:15 AM</td>
<td><strong>Introduction to Quantum Computing</strong></td>
</tr>
<tr>
<td></td>
<td>Lan Wei, University of Waterloo, Waterloo, Canada</td>
</tr>
<tr>
<td>7:30 AM</td>
<td><strong>Quantum Gates and Circuits on a Quantum Computer</strong></td>
</tr>
<tr>
<td></td>
<td>Matthias Steffen, IBM, Yorktown Heights, NY</td>
</tr>
<tr>
<td>7:45 AM</td>
<td><strong>Distributed Cryogenic CMOS Platform for Autonomous Quantum Control</strong></td>
</tr>
<tr>
<td></td>
<td>David Reilly, Microsoft and the University of Sydney, Camperdown, Australia</td>
</tr>
<tr>
<td>8:00 AM</td>
<td><strong>Si-Spin-Qubit Quantum-Matrix Architecture Requirements, Consequence on Cryocontrol</strong></td>
</tr>
<tr>
<td></td>
<td>Maud Vinet, CEA-LETI, University Grenoble Alpes, Grenoble, France</td>
</tr>
<tr>
<td>8:15 AM</td>
<td><strong>Cryogenic CMOS Integrated Circuits for Control of Superconducting Quantum Computers:</strong></td>
</tr>
<tr>
<td></td>
<td>Status and Challenges</td>
</tr>
<tr>
<td></td>
<td>Joseph Bardin, University of Massachusetts, Amherst, MA</td>
</tr>
<tr>
<td>8:30 AM</td>
<td><strong>A Cryogenic CMOS Multiqubit Controller</strong></td>
</tr>
<tr>
<td></td>
<td>Bishnu Patra, Delft University of Technology, Delft, Netherlands</td>
</tr>
<tr>
<td>8:45 AM</td>
<td><strong>The Superconducting Nanowire as a New Electronic Device</strong></td>
</tr>
<tr>
<td></td>
<td>Karl K. Berggren, MIT, Cambridge, MA</td>
</tr>
<tr>
<td>9:00 AM</td>
<td><strong>Room-Temperature Quantum Sensing on CMOS for Magnetometry and Time-Keeping</strong></td>
</tr>
<tr>
<td></td>
<td>Ruonan Han, MIT, Cambridge, MA</td>
</tr>
<tr>
<td>9:15 AM</td>
<td><strong>CMOS-Based Quantum Random-Number Generators</strong></td>
</tr>
<tr>
<td></td>
<td>Gianluca Boso, ID Quantique SA, Carouge, Switzerland</td>
</tr>
</tbody>
</table>

---

On Demand Content will be available on Friday, February 12, 2021, 5:00PM PST  
Live Session: Recap and Q&A will be scheduled according to the following program.  
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.
F5: Enabling New System Architectures with 2.5D, 3D, and Chiplets

Organizers: Christopher Gonzalez, IBM, Yorktown Heights, NY
Huichu Liu, Facebook, Menlo Park, CA

Committee: Mijung Noh, Samsung Electronics, Hwaeong-si, Gyeonggi-do, Korea
Eric Karl, Intel, Portland, OR
Thomas Toifl, Cisco Systems, Wallisellen, Switzerland
Shawn Hsu, National Tsing Hua University, Hsinchu, Taiwan

The end of transistor scaling drives innovative 2.5D, 3D and chiplet technologies to further extend Moore’s law. Recent advancements in multi-die integration effectively reduce the costs at advanced nodes while providing more flexibility, modularity and heterogeneous integration, which require designers to rethink the system architectures to exploit these advantages. This forum focuses on the most recent advancements of the 2.5D, 3D and chiplet technologies as well as the key components for integration to enable new system architectures. This forum aims to bring together technologists, designers and architects from industry and academia to discuss the practical challenges and solutions in 2.5D/3D technologies, and to provide insights on how to leverage the technology benefits with different system requirements.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Huichu Liu, Facebook, Menlo Park, CA</td>
</tr>
<tr>
<td>7:15 AM</td>
<td>Foundry Solutions for 2.5D/3D integration</td>
</tr>
<tr>
<td></td>
<td>Douglas Yu, TSMC, HsinChu, Taiwan</td>
</tr>
<tr>
<td>7:30 AM</td>
<td>New Directions in 2.5D/3D Heterogeneous Integration of FPGAs</td>
</tr>
<tr>
<td></td>
<td>Farhana Sheikh, Intel, Portland, OR</td>
</tr>
<tr>
<td>7:45 AM</td>
<td>3D-Stacked Memory Architecture with 2.5D Heterogenous Integration</td>
</tr>
<tr>
<td></td>
<td>Kyomin Sohn, Samsung, Hwasung-City, Korea</td>
</tr>
<tr>
<td>8:00 AM</td>
<td>2.5D and 3D Polyolithic Integrated Circuit Technologies</td>
</tr>
<tr>
<td></td>
<td>Muhammad S. Bakir, Georgia Tech, Atlanta, GA</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>MCM/Chiplet Solutions</td>
</tr>
<tr>
<td></td>
<td>Samuel Naftziger, AMD, Fort Collins, CO</td>
</tr>
<tr>
<td>8:30 AM</td>
<td>High-Speed Interconnect Challenges within Systems Leveraging Advanced</td>
</tr>
<tr>
<td></td>
<td>Packaging Techniques</td>
</tr>
<tr>
<td></td>
<td>Walker Turner, NVIDIA, Raleigh-Durham, NC</td>
</tr>
<tr>
<td>8:45 AM</td>
<td>Evolving Image Sensor Architecture through Stacking Devices</td>
</tr>
<tr>
<td></td>
<td>Yusuke Oike, Sony, Kanagawa, Japan</td>
</tr>
<tr>
<td>9:00 AM</td>
<td>3D System Integration: Technology Landscape and Long-Term Roadmap</td>
</tr>
<tr>
<td></td>
<td>Eric Beyne, IMEC, IMEC, Leuven, Belgium</td>
</tr>
</tbody>
</table>

On Demand Content will be available on Friday, February 12, 2021, 5:00PM PST
Live Session: Recap and Q&A will be scheduled according to the following program.
Both On-demand content and recorded live Q&A content will be available until March 31, 2021.
The proliferation of 400Gb/s Ethernet (400GbE) in our computing and networking infrastructure is stimulating rapid transformations in our wireline links. A wide array of new technologies are under research to support next-generation 800GbE in the areas of optics, packaging, modulation, coding, and transceiver architectures and circuits. Over the past two decades, progress on wireline interface bandwidth scaling has followed a relatively clear path. But, for many, the coming years seem less certain. In this forum, eight experts illuminate the future, sharing their diverse expertise across the broad range of topics that promise to have impact on optical and electrical transceiver R&D in the 2020's.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Tony Chan Carusone, University of Toronto, Toronto, Canada</td>
</tr>
<tr>
<td>7:15 AM</td>
<td>Optical Transceivers for 400GbE and Beyond</td>
</tr>
<tr>
<td></td>
<td>Mark Nowell, Cisco, Ottawa, Canada</td>
</tr>
<tr>
<td>7:30 AM</td>
<td>100_Gb/s PAM4 Silicon-Photonic Optical Transceivers</td>
</tr>
<tr>
<td></td>
<td>Ganesh Balamurugan, Intel Labs, Hillsboro, Oregon</td>
</tr>
<tr>
<td>7:45 AM</td>
<td>Silicon Photonics for Spatial Division Multiplexing and Advanced Optical Transceivers</td>
</tr>
<tr>
<td></td>
<td>Hon Ki Tsang, The Chinese University of Hong Kong, Hong Kong</td>
</tr>
<tr>
<td>8:00 AM</td>
<td>VCSEL-Based Optical Transmitters Above 100Gb/s</td>
</tr>
<tr>
<td></td>
<td>Urs Hecht, Technischen Universitat, Berlin, Germany</td>
</tr>
<tr>
<td>8:15AM</td>
<td>DSP and FEC Architectures for Beyond 400Gb/s Data Center Interconnects</td>
</tr>
<tr>
<td></td>
<td>Ilya Lyubomirsky, InPhi, Sunnyvale, CA</td>
</tr>
<tr>
<td>8:30 AM</td>
<td>Signalling, Modulation, Coding and Signal-Processing Architectures to Support 400GbE and Beyond</td>
</tr>
<tr>
<td></td>
<td>Troy Beukema, IBM Research, New York, NY</td>
</tr>
<tr>
<td>8:45 AM</td>
<td>112Gb/s-and-Beyond Long-Reach and Short-Reach Electrical Interfaces</td>
</tr>
<tr>
<td></td>
<td>Nhat Nguyen, Rambus, San Jose, CA</td>
</tr>
<tr>
<td>9:00 AM</td>
<td>Design of Communication Circuits for Side-by-Side and Stacked Chiplets</td>
</tr>
<tr>
<td></td>
<td>Kenny Cheng-Hsiang Hsieh, TSMC, Hsinchu, Taiwan</td>
</tr>
</tbody>
</table>
EXECUTIVE COMMITTEE

CONFERENCE CHAIR
Kevin Zhang
Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan

PAST CONFERENCE CHAIR
Jan van der Spiegel
University of Pennsylvania, Philadelphia, PA

SENIOR TECHNICAL ADVISOR
Anantha Chandrakasan
Massachusetts Institute of Technology, Cambridge, MA

EXECUTIVE COMMITTEE SECRETARY, DEMO SESSION CHAIR
Eugenio Cantatore
Eindhoven University of Technology, Eindhoven, The Netherlands

PRESS COORDINATOR
Shahriar Mirabbasi
University of British Columbia, Vancouver, Canada

DATA TEAM, SRP CHAIR
Denis Daly
Apple, Cambridge, MA

WEB SITE AND A/V CHAIR
Trudy Stetzler
Halliburton, Houston, TX

DIRECTOR OF FINANCE
John Weinmann
Rochester, NY

PROGRAM CHAIR
Makoto Ikeda
University of Tokyo, Japan

PROGRAM VICE-CHAIR
Edith Beigné
Facebook, Menlo Park, CA

WIC, INDUSTRY SHOWCASE REPRESENTATIVE
Alice Wang
Everactive, Santa Clara, CA

ITPC FAR-EAST REGIONAL CHAIR
Long Yan
Samsung Electronics, Hwaseong, Korea

ITPC FAR-EAST REGIONAL VICE-CHAIR
Yun-Shiang Shu
MediaTek, Hsinchu, Taiwan

ITPC EUROPEAN REGIONAL CHAIR
Tim Piessens
ICsense, Leuven, Belgium

ITPC EUROPEAN REGIONAL VICE CHAIR
Bruce Rae
STMicroelectronics, Edinburgh, United Kingdom

ADCOM REPRESENTATIVE
Bryan Ackland
Old Bridge, NJ

DIRECTOR OF PUBLICATIONS
Laura Fujino
University of Toronto, Toronto, Canada

PRESS LIAISON AND ARC CHAIR
Kenneth C. Smith
University of Toronto, Toronto, Canada

FORUMS CHAIR
David Robertson
Analog Devices, Wilmington, MA

EDUCATION CHAIR
Ali Sheikholeslami
University of Toronto, Toronto, Canada

DIRECTOR OF OPERATIONS
Melissa Widerkehr
Widerkehr and Associates, Montgomery Village, MD
Technical Editors & Multi-Media Coordinator

Jason H. Anderson
University of Toronto
Toronto, Canada

Leonid Belostotski
The University of Calgary
Calgary, Canada

Dustin Dunwell
Huawei Technologies
Markham, Canada

Vincent Gaudet
University of Waterloo
Waterloo, Canada

Glenn Gulak
University of Toronto
Toronto, Canada

James W. Haslett
The University of Calgary
Calgary, Canada

Shahriar Mirabbasi
University of British Columbia
Vancouver, Canada

Multi-Media Coordinator and Digest Editor

David Halupka
StarIC
Toronto, Canada

Analog Subcommittee

Chair:
Kofi Makinwa, Delft University of Technology, Delft, The Netherlands

Jens Anders
University of Stuttgart
Stuttgart, Germany

Drew Hall
University of California, San Diego
La Jolla, CA

Tim Piessens
ICsense
Leuven, Belgium

Marco Berkhout
Goodix Technology
Nijmegen, The Netherlands

Mahdi Kashmiri
Robert Bosch
Sunnyvale, CA

Viola Schaffer
Texas Instruments
Freising, Germany

David Blaauw
University of Michigan
Ann Arbor, MI

Taeik Kim
Samsung Electronics
Hwaseong, Korea

Wen-Chieh Wang
MediaTek
Hsinchu, Taiwan

Youngcheol Chae
Yonsei University
Seoul, Korea

Man-Kay Law
University of Macau
Macau, China

Jiawei Xu
Fudan University
Shanghai, China
## Data Converters Subcommittee

**Chair:**
**Michael Flynn, University of Michigan at Ann Arbor, Ann Arbor, MI**

<table>
<thead>
<tr>
<th>Name</th>
<th>Company</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ahmed Ali</td>
<td>Analog Devices</td>
<td>Greensboro, NC</td>
</tr>
<tr>
<td>Seyfi Bazarjani</td>
<td>Qualcomm Technologies</td>
<td>San Diego, CA</td>
</tr>
<tr>
<td>Yun Chiu</td>
<td>University of Texas at Dallas</td>
<td>Richardson, TX</td>
</tr>
<tr>
<td>Marco Corsi</td>
<td>Texas Instruments</td>
<td>Dallas, TX</td>
</tr>
<tr>
<td>Chih-Cheng Hsieh</td>
<td>National Tsing Hua University</td>
<td>Hsinchu, Taiwan</td>
</tr>
<tr>
<td>John Keane</td>
<td>Keysight Technologies</td>
<td>Santa Clara, CA</td>
</tr>
<tr>
<td>Jongwoo Lee</td>
<td>Samsung Electronics</td>
<td>Hwasung, Korea</td>
</tr>
<tr>
<td>Dominique Morche</td>
<td>Département Architecture Conception et Logiciel Embarqué</td>
<td>Grenoble, France</td>
</tr>
<tr>
<td>Takashi Oshima</td>
<td>Hitachi</td>
<td>Tokyo, Japan</td>
</tr>
<tr>
<td>Yun-Shiang Shu</td>
<td>MediaTek</td>
<td>Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Bob Verbruggen</td>
<td>Xilinx</td>
<td>Dublin, Ireland</td>
</tr>
<tr>
<td>Jan Westra</td>
<td>Broadcom</td>
<td>Bunnik, The Netherlands</td>
</tr>
</tbody>
</table>

## Digital Architectures & Systems (DAS) Subcommittee

**Chair:**
**Thomas Burd, Advanced Micro Devices, Santa Clara, CA**

<table>
<thead>
<tr>
<th>Name</th>
<th>Company</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Massimo Alioto</td>
<td>National University of Singapore</td>
<td>Singapore</td>
</tr>
<tr>
<td>Hsie-Chia Chang</td>
<td>National Chiao Tung University</td>
<td>HsinChu, Taiwan</td>
</tr>
<tr>
<td>Shidhartha Das</td>
<td>Arm</td>
<td>Cambridge, United Kingdom</td>
</tr>
<tr>
<td>Christopher Gonzalez</td>
<td>IBM</td>
<td>Yorktown Heights, NY</td>
</tr>
<tr>
<td>Junho Huh</td>
<td>Samsung</td>
<td>Hwaseong, Korea</td>
</tr>
<tr>
<td>Hugh Mair</td>
<td>MediaTek</td>
<td>Austin, TX</td>
</tr>
<tr>
<td>Sanu Mathew</td>
<td>Intel</td>
<td>Hillsboro, OR</td>
</tr>
<tr>
<td>Hirofumi Shinohara</td>
<td>Waseda University</td>
<td>Kitakyushu, Japan</td>
</tr>
<tr>
<td>Ingrid Verbauwhede</td>
<td>KU Leuven, ESAT-COSIC</td>
<td>Leuven, Belgium</td>
</tr>
</tbody>
</table>
## Digital Circuits (DCT) Subcommittee

**Chair:**
Keith Bowman, Qualcomm, Raleigh, NC

- **Koji Hirairi**
  Sony LSI Design
  Atsugi, Japan
- **Ping-Hsuan Hsieh**
  National Tsing Hua University
  Hsinchu, Taiwan
- **Tanay Karnik**
  Intel
  Hillsboro, OR
- **Alicia Klinefelter**
  NVidia
  Durham, NC
- **Huichu Liu**
  Facebook Agile Silicon Team
  Menlo Park, CA
- **Mijung Noh**
  Samsung Electronics
  Hwaseong, Korea
- **Arijit Raychowdhury**
  Georgia Institute of Technology
  Atlanta, GA

## IMMD Subcommittee

**Chair:**
Chris Van Hoof, imec, Leuven, Belgium

- **Joonsung Bae**
  Kangwon National University
  Chuncheon, Korea
- **Gert Cauwenberghs**
  University of California
  San Diego, La Jolla, CA
- **Calvin Yi-Ping Chao**
  TSMC
  Zhubei, Taiwan
- **Seong-Jin Kim**
  Ulsan National Institute of Science and Technology
  Ulsan, Korea
- **Junghyup Lee**
  DGIST
  Daegu, Korea
- **Jennifer Lloyd**
  Analog Devices
  Santa Clara, CA
- **Masayuki Miyamoto**
  Wacom
  Tokyo, Japan
- **Pedram Mohseni**
  Case Western Reserve University
  Cleveland, OH
- **Rikky Muller**
  University of California, Berkeley
  Berkeley, CA
- **Kazuko Nishimura**
  Panasonic
  Moriguchi, Japan
- **Matteo Perenzoni**
  Fondazione Bruno Kessler
  Trento, Italy
- **Bruce Rae**
  ST Microelectronics
  Edinburgh, United Kingdom
- **Esther Rodriguez-Villegas**
  Imperial College London
  London, United Kingdom
- **Vyshnavi (Vyshi) Suntharalingam**
  MIT Lincoln Laboratory
  Lexington, MA
- **Johan Vanderhaegen**
  Google
  Mountain View, CA
- **Hayato Wakabayashi**
  Sony Semiconductor Solutions
  Atsugi, Japan
- **Jerald Yoo**
  National University of Singapore
  Singapore
# Machine Learning Subcommittee

**Chair:**
**Marian Verhelst**, KU Leuven, Heverlee, Belgium

<table>
<thead>
<tr>
<th>Name</th>
<th>Organization</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Luca Benini</td>
<td>ETHZ</td>
<td>Zurich, Switzerland</td>
</tr>
<tr>
<td>Yan Li</td>
<td>Western Digital</td>
<td>Milpitas, CA</td>
</tr>
<tr>
<td>Masato Motomura</td>
<td>Tokyo Institute of Technology</td>
<td>Yokohama, Japan</td>
</tr>
<tr>
<td>Geoffrey W. Burr</td>
<td>IBM Research</td>
<td>San Jose, CA</td>
</tr>
<tr>
<td>SukHwan Lim</td>
<td>Samsung</td>
<td>Hwaseong, Gyeonggi, Korea</td>
</tr>
<tr>
<td>Vivienne Sze</td>
<td>MIT</td>
<td>Cambridge, MA</td>
</tr>
<tr>
<td>Jun Deguchi</td>
<td>Kioxia</td>
<td>Kawasaki, Japan</td>
</tr>
<tr>
<td>Yongpan Liu</td>
<td>Tsinghua University</td>
<td>Beijing, China</td>
</tr>
<tr>
<td>Rangharajan Venkatesan</td>
<td>NVIDIA</td>
<td>Santa Clara, CA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

# Memory Subcommittee

**Chair:**
**Jonathan Chang**, TSMC, Hsinchu, Taiwan

<table>
<thead>
<tr>
<th>Name</th>
<th>Organization</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Seung-Jun Bae</td>
<td>Samsung</td>
<td>Hwaseong, Korea</td>
</tr>
<tr>
<td>Kyu-Hyoun (KH) Kim</td>
<td>IBM T. J. Watson</td>
<td>Yorktown Heights, NY</td>
</tr>
<tr>
<td>Bor-Doou Rong</td>
<td>Etron</td>
<td>Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Meng-Fan Chang</td>
<td>National Tsing Hua University</td>
<td>Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Dong Uk Lee</td>
<td>SK hynix</td>
<td>Icheon, Korea</td>
</tr>
<tr>
<td>Shinichiro Shiratake</td>
<td>Kioxia</td>
<td>Yokohama, Japan</td>
</tr>
<tr>
<td>Ru Huang</td>
<td>Peking University</td>
<td>Beijing, China</td>
</tr>
<tr>
<td>Seung-Jae Lee</td>
<td>Samsung</td>
<td>Hwaseong, Korea</td>
</tr>
<tr>
<td>Yasuhiko Taito</td>
<td>Renesas</td>
<td>Tokyo, Japan</td>
</tr>
<tr>
<td>Eric Karl</td>
<td>Intel</td>
<td>Portland, OR</td>
</tr>
<tr>
<td>Violante Moschiano</td>
<td>Micron Semiconductor Italia SRL</td>
<td>Avezzano, Italy</td>
</tr>
</tbody>
</table>
Power Management Subcommittee
Chair:
Yogesh Ramadass, Texas Instruments, San Jose, CA

Ke-Horng Chen
National Chiao Tung University
Hsinchu, Taiwan

Min Chen
Analog Devices
Santa Clara, CA

Chan-Hong Chern
TSMC
Hsinchu, Taiwan

Li Geng
Xi’an Jiaotong University
Xi’an, China

Kuo-Chun Hsu
MediaTek
HsinChu, Taiwan

Johan Janssens
ON Semiconductor
Mechelen, Belgium

Harish Krishnamurthy
Intel
Hillsboro, OR

Hoi Lee
University of Texas
Dallas, Richardson, TX

Yan Lu
University of Macau
Taipa, Macao

Kousuke Miyaji
Shinshu University
Nagano, Japan

Jiseon Paek
Samsung Electronics
Cheonan, Korea

Gael Pillonnet
CEA-Leti
Grenoble, France

Robert Pilawa
University of California, Berkeley
Berkeley, CA

Jason Stauth
Dartmouth College
Hanover, NH

Chen-Kong Teh
Toshiba
Kawasaki, Japan

Gérard Villar-Piqué
NXP Semiconductor
Eindhoven, The Netherlands

Bernhard Wicht
University of Hannover
Hannover, Germany

RF Subcommittee
Chair:
Jan Craninckx, IMEC, Leuven,Belgium

Shuhei Amakawa
Hiroshima University
Higashihiroshima, Japan

Yves Baeyens
Nokia - Bell Labs
Murray Hill, NJ

Andrea Bevilacqua
University of Padova
Padova, Italy

James Buckwalter
University of California, Santa Barbara
Santa Barbara, CA

Jaehyouk Choi
KAIST
Daejeon, Korea

Wei Deng
Tsinghua University
Beijing, China

Ramesh Harjani
University of Minnesota
Minneapolis, MN

Abbas Komijani
Apple
Mountain View, CA

Salvatore Levantino
Politecnico di Milano
Milano, Italy

Toshiyuki Mitomo
Toshiba
Kawasaki, Japan

Patrick Reynaert
KU Leuven
Leuven, Belgium

Swaminathan Sankaran
Texas Instruments
Dallas, TX

Jeff Walling
Skyworks Solutions
Hillsboro, OR

Hua Wang
Georgia Institute of Technology
Atlanta, GA

Wanghua Wu
Samsung
San Jose, CA

Hongtao Xu
Fudan University
Shanghai, China

Conan Zhan
MediaTek
HsinChu, Taiwan
INTERNATIONAL TECHNICAL PROGRAM COMMITTEE

TD Subcommittee
Chair:
Makoto Nagata, Kobe University, Kobe, Japan

Edoardo Charbon
EPFL
Neuchâtel, Switzerland

Munehiko Nagatani
NTT Corporation
Kanagawa, Japan

Long Yan
Samsung Electronics
Hwaseong, Korea

Denis Daly
Apple
Cambridge, MA

Sudip Shekhar
University of British Columbia
Vancouver, Canada

Rabia Tugce Yazicigil
Boston University
Boston, MA

Frederic Gianesello
STMicroelectronics
Crolles, France

Nick van Helleputte
imec
Leuven, Belgium

Milin Zhang
Tsinghua University
Beijing, China

Shawn Shuo-Hung Hsu
National Tsing Hua University
Hsinchu, Taiwan

Sriram Vangal
Intel
Hillsboro, OR

Patrick Mercier
University of California, San Diego
La Jolla, CA

Naveen Verma
Princeton University
Princeton, NJ

Wireless Subcommittee
Chair:
Stefano Pellerano, Intel, Hillsboro, OR

Matteo Bassi
Infineon Technologies AG
Villach, Austria

Hiroyuki Ito
Tokyo Institute of Technology
Yokohama, Japan

Bodhisatwa Sadhu
IBM T. J. Watson Research Center
Yorktown Heights, NY

Venumadhav Bhagavatula
Samsung Semiconductor
San Jose, CA

Nagendra Krishnapura
Indian Institute of Technology Madras
Chennai, India

Maryam Tabesh
Google
Mountain View, CA

Yuan-Hung Chung
MediaTek
Hsinchu, Taiwan

Jri Lee
National Taiwan University
Taipei, Taiwan

Yi Wu Tang
Qualcomm Technologies
San Diego, CA

Theodoros Georgantas
Broadcom
Athens, Greece

Yao-Hong Liu
imec
Eindhoven, The Netherlands

David Wentzloff
University of Michigan, Everactive
Ann Arbor, MI

Vito Giannini
Uhnder, Austin, TX

Byung-Wook Min
Yonsei University
Seoul, Korea

Renaldi Winoto
Mojo Vision
Saratoga, CA

Jane Gu
University of California, Davis
Davis, CA

Sudhakar Pamarti
University of California, Los Angeles
Los Angeles, CA
Wireline Subcommittee
Chair:
Frank O’Mahony, Intel, Hillsboro, OR

Amir Amirkhany
Samsung Electronics
San Jose, CA

Yohan Frans
Xilinx
San Jose, CA

Thomas Toifl
Cisco Systems
Wallisellen, Switzerland

Tony Chan Carusone
University of Toronto
Toronto, Canada

Friedel Gerfers
Technische Universität Berlin
Berlin, Germany

Patrick Yue
Hong Kong University of Science and Technology
Clear Water Bay, Hong Kong

Mike Shuo-Wei Chen
University of Southern California
Los Angeles, CA

Byungsub Kim
Pohang University of Science and Technology
Pohang, Korea

Bo Zhang
Broadcom
Irvine, CA

Wei-Zen Chen
National Chiao Tung University
Hsin-Chu, Taiwan

Takashi Takemoto
Hitachi
Hokkaido, Japan
ITPC EUROPEAN SUBCOMMITTEE

European Chair
Tim Piessens, ICsense, Leuven, Belgium

European Vice-Chair
Bruce Rae, ST Microelectronics, Edinburgh, United Kingdom

European Secretary
Bernhard Wicht, University of Hannover, Hannover, Germany

Jens Anders
University of Stuttgart
Stuttgart, Germany

Matteo Bassi
Infineon Technologies AG
Villach, Austria

Luca Benini
ETHZ
Zurich, Switzerland

Marco Berkhout
Goodix Technology
Nijmegen, The Netherlands

Andrea Bevilacqua
University of Padova
Padova, Italy

Edoardo Charbon
EPFL
Neuchâtel, Switzerland

Jan Craninckx
IMEC
Leuven, Belgium

Shidhartha Das
Arm
Cambridge, United Kingdom

Theodoros Georgantas
Broadcom
Athens, Greece

Friedel Gerfers
Technische Universität Berlin
Berlin, Germany

Frederic Gianesello
STMicroelectronics
Crolles, France

Johan Janssens
ON Semiconductor
Mechelen, Belgium

Salvatore Levantino
Politecnico di Milano
Milano, Italy

Yao-Hong Liu
imec
Eindhoven, The Netherlands

Kofi Makinwa
Delft University of Technology
Delft, The Netherlands

Dominique Morche
Département Architecture Conception et Logiciel Embarqué
Grenoble, France

Violante Moschiano
Micron Semiconductor Italia SRL
Avezzano, Italy

Matteo Perenzoni
Fondazione Bruno Kessler
Trento, Italy

Gael Pillonnet
CEA-Leti
Grenoble, France

Patrick Reynaert
KU Leuven
Leuven, Belgium

Esther Rodriguez-Villegas
Imperial College London
London, United Kingdom

Viola Schaffer
Texas Instruments
Freising, Germany

Yvain Thonnart
CEA-List
Grenoble, France

Thomas Toifl
Cisco Systems
Wallisellen, Switzerland

Nick van Helleputte
imec
Leuven, Belgium

Chris Van Hoof
imec
Leuven, Belgium

Ingrid Verbauwhede
KU Leuven
Leuven, Belgium

Bob Verbruggen
Xilinx
Dublin, Ireland

Marian Verhelst
KU Leuven
Heverlee, Belgium

Gerard Villar-Pique
NXP Semiconductors
Eindhoven, The Netherlands

Jan Westra
Broadcom
Bunnik, The Netherlands
ITPC FAR EAST SUBCOMMITTEE

Far East Chair
Long Yan, Samsung Electronics, Hwaseong, Korea

Far East Vice Chair
Yun-Shiang Shu, MediaTek, Hsinchu, Taiwan

Far East Secretary
Jun Deguchi, Kioxia, Kawasaki, Japan

Far East Associate Secretary
Man-Kay Law, University of Macau, Macau, China

Massimo Alioto
National University of Singapore
Singapore

Shuhei Amakawa
Hiroshima University
Higashihiroshima, Japan

Joonsung Bae
Kangwon National University
Kangwon, Korea

Seung-Jun Bae
Samsung
Hwaseong, Korea

Youngcheol Chae
Yonsei University
Seoul, Korea

Hsie-Chia Chang
National Chiao Tung University
HsinChu, Taiwan

Jonathan Chang
TSMC
Hsinchu, Taiwan

Meng-Fan Chang
National Tsing Hua University
Hsinchu, Taiwan

Calvin Yi-Ping Chao
TSMC
Hsinchu, Taiwan

Ke-Horng Chen
National Chiao Tung University
Hsinchu, Taiwan

Wei-Zen Chen
National Chiao Tung University
Hsinchu, Taiwan

Chan-Hong Chern
TSMC
Hsinchu, Taiwan

Jaehyouk Choi
KAIST
Daejeon, Korea

Yuan-Hung Chung
MediaTek
Hsinchu, Taiwan

Wei Deng
Tsinghua University
Beijing, China

Li Geng
Xi’an Jiaotong University
Xi’an, China

Koji HiraIri
Sony LSI Design
Kanagawa, Japan

Chih-Cheng Hsieh
National Tsing Hua University
Hsinchu, Taiwan

Ping-Hsuan Hsieh
National Tsing Hua University
Hsinchu City, Taiwan

Kuo-Chun Hsu
MediaTek
HsinChu, Taiwan

Shawn Shuo-Hung Hsu
National Tsing Hua University
Hsinchu, Taiwan

Ru Huang
Peking University
Beijing, China

Junho Huh
Samsung
Hwaseong, Korea

Hiroyuki Ito
Tokyo Institute of Technology
Yokohama, Japan

Byungsub Kim
Pohang University of Science and Technology
Pohang, Korea

Seong-Jin Kim
Ulsan National Institute of Science and Technology
Ulsan, Korea

Taeik Kim
Samsung Electronics
Hwaseong, Korea

Nagendra Krishnapura
Indian Institute of Technology Madras
Chennai, India

Dong Uk Lee
SK hynix
Icheon, Korea

Jongwoo Lee
Samsung Electronics
Hwasung, Korea

Jri Lee
National Taiwan University
Taipei, Taiwan

Junghyup Lee
DGIST
Daegu, Korea
Seung-Jae Lee
Samsung
Hwaseong, Korea

SukHwan Lim
Samsung
Hwaseong, Gyeonggi, Korea

Yongpan Liu
Tsinghua University
Beijing, China

Yan Lu
University of Macau
Taipa, Macao

Byung-Wook Min
Yonsei University
Seoul, Korea

Toshiya Mitomo
Toshiba
Kawasaki, Japan

Kousuke Miyaji
Shinshu University
Nagano, Japan

Masayuki Miyamoto
Wacom
Tokyo, Japan

Masato Motomura
Tokyo Institute of Technology
Yokohama, Japan

Makoto Nagata
Kobe University
Kobe, Japan

Munehiko Nagatani
NTT Corporation
Atsugi, Japan

Kazuko Nishimura
Panasonic
Moriguchi, Japan

Mijung Noh
Samsung Electronics
Hwaseong, Korea

Takashi Oshima
Hitachi
Tokyo, Japan

Jiseon Paek
Samsung Electronics
Cheonan, Korea

Bor-Doou Rong
Etron
Hsinchu, Taiwan

Hirofumi Shinohara
Waseda University
Kitakyushu, Japan

Shinichiro Shiratake
Kioxia
Yokohama, Japan

Yasuhiro Taito
Renesas
Tokyo, Japan

Takashi Takemoto
Hitachi
Hokkaido, Japan

Chen-Kong Teh
Toshiba
Kawasaki, Japan

Hayato Wakabayashi
Sony Semiconductor Solutions
Atsugi, Japan

Wen-Chieh Wang
MediaTek
Hsinchu, Taiwan

Hongtao Xu
Fudan University
Shanghai, China

Jiawei Xu
Fudan University
Shanghai, China

Jerald Yoo
National University of Singapore
Singapore

Patrick Yue
Hong Kong University of Science and Technology
Clear Water Bay, Hong Kong

Conan Zhan
MediaTek
HsinChu, Taiwan

Milin Zhang
Tsinghua University
Beijing, China
HOW TO REGISTER FOR Virtual 2021 ISSCC

Online: This is the only way to register and will give you immediate email confirmation of your events. Go to the ISSCC website at www.isscc.org and select the link to the Registration website. The 2021 ISSCC will be a Virtual meeting so there will be no on-site registration.

Payment Options: Immediate payment can be made online via credit card. Alternative payment options are available including payment by check. Payment must be made within 10 days to hold your registration. **Registrations received without full payment will not be processed until payment is received at YesEvents.** Please read the instructions on the Registration website.

You can register at this time. There is an added incentive to register early, prior to January 10. Early registrations will receive the ability to view the 2020 ISSCC Tutorials. Registration will run until March 1, 2021. Those registering at the IEEE Member rate must provide their IEEE Membership number.

Deadlines: The deadline for registering to receive the Early Registration Incentive is 12:00 Midnight EST **Sunday January 10, 2021.** Registration ends 12:00 Midnight EST **Monday, March 1, 2021.** You are encouraged to register early to receive the 2020 Tutorial incentive and ensure your participation in all aspects of ISSCC.

Cancellations/Adjustments/Substitutions: Prior to 12:00 Midnight EST **Sunday January 31, 2021,** conference registration can be cancelled. Fees paid will be refunded (less a processing fee of $75). Send an email to the registration contractor at ISSCCinfo@yesevents.com to cancel or make other adjustments. **No refunds will be made after 12:00 Midnight EST January 31, 2021.** Transfer of registration to someone else is allowed with **WRITTEN** permission from the original registrant.

IEEE Membership Saves on ISSCC Registration

Take advantage of reduced ISSCC fees by joining the Solid-State Circuits Society today, or by using your IEEE membership number. If you’re an IEEE member and have forgotten your member number, simply phone IEEE at 1(800) 678-4333 and ask. IEEE membership staff will take about two minutes to look up your number or you can request a membership number look-up by email by using the online form at: www.ieee.org/about/help/member_support.html. If you’re not an IEEE member, consider joining before you register to save on your fees. Join online at www.ieee.org/join any time and you’ll receive your member number by email. If you join IEEE at the conference, you can also select a free Society membership. This offer is not available to existing IEEE members.

SSCS Membership – a Valuable Professional Resource for your Career Growth

Get Connected! Stay Current! Invest in your Career! Membership in the Solid-State Circuits Society offers you the chance to explore solutions within a global community of colleagues in our field. Membership extends to you the opportunity to grow and share your knowledge, hone your expertise, expand or specialize your network of colleagues, advance your career, and give back to the profession and your local community.

**SSCS Membership delivers:**
- Networking with peers
- Educational development
- Leadership opportunities
- Tools for career growth
- Recognition for your achievements
We invite you to join or renew today to participate in exclusive educational events, access to leading research and best practice literature, and start your own career legacy by mentoring students and young professionals entering our field. It all starts with becoming a member of the Solid-State Circuits Society where you can:

- Connect with your Peers – valuable networking opportunities through our world-class conferences, publication offerings, social media extensions, and interactive educational opportunities.

- Keep up with the latest trends and cutting-edge developments in our industry – through our electronic newsletters, member magazine “Solid-State Circuits Magazine”, and our award winning “Journal of Solid-State Circuits”.

- Access valuable career and educational tools - saving you both time and money with 24/7 access to our website and members-only professional development and educational material; Distinguished Lecturer Tours, Tutorials, and webinars by subject matter experts.


- Access publications and EBooks – discounted access to vast online document libraries of journals, standards, and conference papers offer you one-third of the world’s technical research to keep your knowledge current. Publications included in your SSCS membership are the “RFIC Virtual Journal” (RFVJ) and the “Journal on Exploratory Solid-State Computational Devices and Circuits” (JxCDC), Solid-State Letters, and our newest Journal, the “Open Journal of Solid State Circuits” (OJ-SSC) an open access publication.

SSCS Membership Saves Even More on ISSCC Registration
This year, SSCS members will again receive an exclusive benefit of a $30 discount on the registration fee for ISSCC in addition to the IEEE discount.

Join or renew your membership with IEEE’s Solid-State Circuits Society today at sscs.ieee.org – you will not want to miss out on the opportunities and benefits your membership will provide now and throughout your career.

ITEMS INCLUDED IN REGISTRATION
Sessions: There are 3 separate Sessions you can register individually for, any combination of the three or all three.

The EDUCATION session consists of 12 Tutorials and 1 Short Courses.

The INNOVATION session includes all the Technical Paper sessions.

The EXPLORATION session includes all the Forums.

All three of these Sessions include many Special Sessions to attend as well.

Technical Book Display
Is still TBD.
Several technical publishers will have collections of professional books and textbooks for sale during the Conference.

Demonstration Sessions
Hardware demonstrations will support selected papers on Friday morning, February 19.
Publications:

INNOVATION SESSION registration includes:
- The e-Digest will include all 3 pages for each paper as a download.
  Note that all 3 pages for each paper will be available on IEEE Xplore.

- Papers Visuals: The visuals from all papers presented will be available by download.

- Demonstration Session Guidebook: A descriptive guide to the Demonstration Session will be available by download.

EDUCATION SESSION registration includes:
- download of the Tutorial session and Short Course and their slides
Demonstration Session Guidebook: A download of the descriptive guide to the Demonstration Session

EXPLORATION SESSION registration includes:
- download of the Forum sessions and their slides
Demonstration Session Guidebook: A download of the descriptive guide to the Demonstration Session

Note: Instructions will be provided for access to all downloads.
Downloads will be available both during the Conference and for a limited time afterwards.

OPTIONAL PUBLICATIONS

ISSCC 2021 Publications: The following ISSCC 2021 publications can be purchased:

2021 Tutorials USB: All of the 90 minute Tutorials (mailed in June).

2021 Short Course USB: PPLs, Clocking and Clock Distribution” (mailed in June).
The Short Course and Tutorial USBs contain audio and written English transcripts synchronized with the presentation visuals. In addition, the USBs contain a pdf file of the presentations and pdf files of key reference material.

Earlier ISSCC Publications: Selected publications from earlier conferences can be purchased. There are several ways to purchase this material:

- Items listed on the registration website can be purchased with registration.

- Visit the ISSCC website at www.isscc.org and click on the link “About/Shop ISSCC/Shop Now” where you can order online or download an order form to mail, email or fax. For a small shipping fee, this material will be sent to you immediately.

IEEE NON-DISCRIMINATION POLICY
IEEE is committed to the principle that all persons shall have equal access to programs, facilities, services, and employment without regard to personal characteristics not related to ability, performance, or qualifications as determined by IEEE policy and/or applicable laws.
**CONFERENCE INFORMATION**

**REFERENCES INFORMATION**

Conference Website:  www.isscc.org
ISSCC Email:          ISSCC@ieee.org
Registration questions: ISSCCinfo@yesevents.com
Hotel Information:    San Francisco Marriott Marquis
                      780 Mission Street
                      San Francisco, CA 94103
                      Phone: 415-896-1600
Press Information:   Kenneth C. Smith
                     University of Toronto
                     Email: lcujino@aol.com
Registration:        YesEvents
                     PO Box 3024
                     Westminster, MD 21158
                     Email: issccinfo@yesevents.com
                     Phone: 800-937-8728
                     Fax: 410-559-2236

Next ISSCC Dates and Location:
ISSCC 2022 will be held on February 20–24, 2022 at the San Francisco Marriott Marquis Hotel.

**SUBCOMMITTEE CHAIRS**

Analog: Kofi Makinwa
Data Converters: Michael Flynn
Digital Architectures & Systems: Thomas Burd
Digital Circuits: Keith Bowman
Imagers, MEMS, Medical & Displays: Chris van Hoof
Machine Learning & AI Marian Verhelst
Memory: Jonathan Chang
Power Management: Yogesh K. Ramadass
RF: Jan Craninckx
Technology Directions: Makoto Nagata
Wireless: Stefano Pellerano
Wireline: Frank O'Mahony

Program Committee Chair: Makoto Ikeda
Program Committee Vice-Chair: Edith Beigné
Conference Chair: Kevin Zhang